

ETSI TS 102 080 V1.4.1 (2003-07)

Technical Specification

**Transmission and Multiplexing (TM);
Integrated Services Digital Network (ISDN) basic rate access;
Digital transmission system on metallic local lines**



ReferenceRTS/TM-06033

Keywords

access, ADSL, basic, coding, ISDN, local loop,
network, rate, splitter, transmission, VDSL, xDSL***ETSI***

650 Route des Lucioles
F-06921 Sophia Antipolis Cedex - FRANCE

Tel.: +33 4 92 94 42 00 Fax: +33 4 93 65 47 16

Siret N° 348 623 562 00017 - NAF 742 C
Association à but non lucratif enregistrée à la
Sous-Préfecture de Grasse (06) N° 7803/88

Important notice

Individual copies of the present document can be downloaded from:
<http://www.etsi.org>

The present document may be made available in more than one electronic version or in print. In any case of existing or perceived difference in contents between such versions, the reference version is the Portable Document Format (PDF). In case of dispute, the reference shall be the printing on ETSI printers of the PDF version kept on a specific network drive within ETSI Secretariat.

Users of the present document should be aware that the document may be subject to revision or change of status.
Information on the current status of this and other ETSI documents is available at

<http://portal.etsi.org/tb/status/status.asp>

If you find errors in the present document, send your comment to:
editor@etsi.org

Copyright Notification

No part may be reproduced except as authorized by written permission.
The copyright and the foregoing restriction extend to reproduction in all media.

© European Telecommunications Standards Institute 2003.
All rights reserved.

DECT™, PLUGTESTS™ and UMTS™ are Trade Marks of ETSI registered for the benefit of its Members.
TIPHON™ and the **TIPHON logo** are Trade Marks currently being registered by ETSI for the benefit of its Members.
3GPP™ is a Trade Mark of ETSI registered for the benefit of its Members and of the 3GPP Organizational Partners.

Contents

Intellectual Property Rights	9
Foreword.....	9
1 Scope	10
1.1 Objectives.....	11
2 References	11
3 Definitions and abbreviations.....	13
3.1 Definitions.....	13
3.2 Abbreviations	13
4 Functions	14
4.1 B-channel	14
4.2 D-channel	14
4.3 Bit timing.....	14
4.4 Octet timing.....	14
4.5 Frame alignment.....	15
4.6 Activation from LT or NT1.....	15
4.7 Deactivation	15
4.8 Power feeding.....	15
4.9 Operations and maintenance.....	15
5 Transmission medium	15
5.1 Description	15
5.2 Minimum ISDN requirements.....	16
5.3 DLL physical characteristics	16
5.4 DLL characteristics	17
5.4.1 Principal characteristics	17
5.4.2 Crosstalk	17
5.4.3 Unbalance about earth	18
5.4.4 Impulse noise.....	18
5.4.5 Micro interruptions	18
6 System performance	18
6.1 Performance requirements.....	18
6.1.1 System performance with Regenerators (REGs)	19
6.2 Performance measurements.....	19
6.2.1 DLL physical models.....	19
6.2.2 Intrasystem crosstalk.....	22
6.2.3 Impulse noise modelling.....	22
6.2.3.1 Types of impulsive noise	22
6.2.3.2 Measurement arrangement	23
6.2.4 Performance tests.....	23
6.2.4.1 TEST 1	24
6.2.4.2 TEST 2.....	24
6.2.4.3 TEST 3.....	24
6.2.5 Micro interruption test	25
6.3 Unbalance about earth	25
6.3.1 Longitudinal conversion loss	25
6.3.2 Longitudinal output voltage.....	26
7 Transmission method	27
8 Activation/deactivation	28
8.1 General	28
8.2 Physical representation of signals	28
9 Operation and maintenance	28
9.1 Operation and maintenance functions	28

9.2	C_L channel.....	28
9.2.1	C_L channel definition.....	28
9.2.2	C_L channel requirements	29
9.3	Metallic loop testing	29
10	Power feeding.....	29
10.1	General	29
10.2	Power feeding functions	29
10.2.1	Power feeding of the REG	29
10.2.2	Power feeding of the NT1.....	29
10.2.3	Power feeding of the user network interface	29
10.3	DLL resistance	30
10.4	Wetting current.....	30
10.5	LT aspects	30
10.5.1	Feeding voltage from the LT	30
10.5.2	Dynamic power feeding requirements	30
10.5.3	LT requirements for the reset of NT1 and REG	31
10.6	Power requirements of NT1 and regenerator	31
10.6.1	Power requirements of NT1.....	31
10.6.1.1	Static requirements.....	31
10.6.1.2	Dynamic requirements	32
10.6.2	Power requirement of regenerator	33
10.6.2.1	Static requirements.....	33
10.6.2.2	Dynamic requirements	33
10.6.3	Feeding voltage to the NT1	34
10.6.4	Voltage drop across the REG.....	34
10.6.5	Reset of NT1 and REG	34
10.7	Current transient limitation.....	34
10.8	DC and low frequency AC termination of NT1 and REG.....	34
11	Environmental conditions.....	34
11.1	Climatic conditions.....	34
11.2	Safety.....	35
11.3	Overvoltage protection	35
11.4	EMC	35
Annex A (normative): Definition of a system using 2B1Q line code.....		36
A.1	Line code	36
A.2	Line baud rate.....	36
A.2.1	NT1 clock tolerance	36
A.2.2	LT clock tolerance.....	36
A.2.3	REG clock tolerance.....	36
A.3	Frame structure.....	36
A.3.1	Frame length.....	37
A.3.2	Bit allocation in direction LT to NT1	37
A.3.3	Bit allocation in direction NT1 to LT	37
A.4	Frame word	38
A.4.1	Frame word in direction LT to NT1	38
A.4.2	Frame word in direction NT1 to LT	38
A.5	Frame alignment procedure.....	38
A.6	Multiframe	39
A.6.1	Multiframe word in direction NT1 to LT	39
A.6.2	Multiframe word in direction LT to NT1	39
A.7	Frame offset between LT to NT1 and NT1 to LT frames	39
A.8	C_L channel	39
A.8.1	Bit rate	39
A.8.2	Structure	39
A.8.3	Protocol and procedures	39

A.8.3.1	Error monitoring function	41
A.8.3.1.1	Cyclic redundancy check	41
A.8.3.1.2	CRC algorithms.....	41
A.8.3.1.3	Bits covered by the CRC.....	43
A.8.3.2	Other C _L channel functions	43
A.8.3.2.1	Far end block error bit, mandatory	43
A.8.3.2.2	The ACT bit, mandatory	43
A.8.3.2.3	The DEA bit, mandatory	43
A.8.3.2.4	NT1 power status bits.....	43
A.8.3.2.5	NT1 Test Mode (NTM) indicator bit	43
A.8.3.2.6	Cold-Start-Only (CSO) bit	43
A.8.3.2.7	DLL-Only-Activation (UOA) bit	43
A.8.3.2.8	S/T-Interface-Activity-Indicator (SAI) bit	43
A.8.3.2.9	Alarm Indicator Bit (AIB).....	44
A.8.3.2.10	Network Indicator Bit (NIB) for network use	44
A.8.3.2.11	Reserved bits	44
A.8.3.3	Embedded Operations Channel (EOC) functions	44
A.8.3.3.1	EOC frame	44
A.8.3.3.2	Mode of operation	44
A.8.3.3.3	Addressing	45
A.8.3.3.4	Definition of required EOC functions	45
A.8.3.3.5	Codes for required EOC functions	46
A.9	Scrambling	46
A.10	Start-up and control	48
A.10.1	Signals used for start-up and control	49
A.10.1.1	Signals during start-up	49
A.10.1.2	Line rate during start-up	49
A.10.1.3	Start-up sequence	50
A.10.1.4	Wake-up.....	50
A.10.1.5	Progress indicators.....	50
A.10.1.5.1	Start-up.....	50
A.10.1.5.2	Deactivation	51
A.10.2	Timers	51
A.10.3	Description of the start-up procedure	52
A.10.3.1	Start-up from customer equipment	52
A.10.3.2	Start-up from the network	52
A.10.3.3	Sequence charts	52
A.10.3.4	Transparency.....	54
A.10.4	State transition table for the NT1	54
A.10.5	State transition table for the LT	54
A.10.6	Activation times	61
A.11	Jitter.....	61
A.11.1	NT1 input signal jitter tolerance.....	61
A.11.2	NT1 output jitter limitations	62
A.11.3	LT input signal jitter tolerance	63
A.11.4	LT output jitter and synchronization	63
A.11.5	REG jitter tolerance and output jitter limitations	63
A.11.6	Test conditions for jitter measurements.....	63
A.12	Transmitter output characteristics of NT1, REG and LT	63
A.12.1	Pulse amplitude	63
A.12.2	Pulse shape	63
A.12.3	Signal power.....	64
A.12.4	Power spectral density.....	64
A.12.4.1	Sliding window PSD requirement	65
A.12.5	Transmitter linearity	65
A.12.5.1	Requirements	65
A.12.5.2	Linearity test method	66
A.13	Transmitter/receiver termination	66
A.13.1	Impedance	66

A.13.2	Return loss	67
A.13.3	Unbalance about earth	67
A.13.3.1	Longitudinal Conversion Loss	67

Annex A1 (informative): Extension functions of the system using 2B1Q line code.....69

A1.1	Introduction	69
A1.2	NT1 Power status bits.....	69
A1.3	NTM bit.....	69
A1.4	CSO bit.....	70
A1.5	UOA bit	70
A1.6	SAI bit	70
A1.7	AIB	70

Annex A2 (informative): Discussion of EOC addressing78

A2.1	Addresses 1 through 6 (intermediate elements)	78
A2.2	Action of intermediate elements.....	78
A2.3	Action of NT	78
A2.4	Summary	79

Annex B (normative): Definition of a system using Modified Monitoring State (MMS) 43 line code80

B.1	Line code	80
B.2	Symbol rate	80
B.2.1	Clock symbol requirements.....	80
B.2.1.1	NT1 free running clock accuracy.....	80
B.2.1.2	LT clock tolerance	80
B.3	Frame structure.....	80
B.3.1	Frame length.....	81
B.3.2	Symbol allocation LT to NT1.....	81
B.3.3	Symbol allocation NT1 to LT.....	81
B.4	Frame word	81
B.4.1	Frame word in direction LT to NT1	81
B.4.2	Frame word in direction NT1 to LT	81
B.5	Frame alignment procedure.....	81
B.6	Multiframe	82
B.7	Frame offset at NT1	82
B.8	C _L channel.....	82
B.8.1	Bit rate	82
B.8.2	Structure	82
B.8.3	Protocols and procedures.....	82
B.9	Scrambling	83
B.10	Activation/deactivation	83
B.10.1	Signals used for activation.....	83
B.10.2	Definition of internal timers	84
B.10.3	Description of the activation procedure.....	85
B.10.4	NT1 state transition table	87
B.10.5	LT state transition table	88
B.10.6	Activation times	90

B.11 Jitter	90
B.11.1 Limits of maximum tolerable input jitter	90
B.11.2 Output jitter of NT1 in absence of input jitter	91
B.11.3 Timing extraction jitter.....	91
B.11.4 Test conditions for jitter measurements.....	91
B.12 Transmitter output characteristics	91
B.12.1 Pulse amplitude	91
B.12.2 Pulse shape	91
B.12.3 Signal power.....	92
B.12.4 Power Spectral Density (PSD)	92
B.12.4.1 Sliding window PSD requirement	93
B.12.5 Transmitter signal non-linearity	93
B.13 Transmitter/receiver termination	94
B.13.1 Impedance	94
B.13.2 Return loss.....	94
B.13.3 Longitudinal conversion loss.....	94

Annex B1 (informative): Extension functions for a system with MMS43 line code.....95

Annex C (informative): Detailed test cable characteristics.....96

C.1 Parameters for test cables	96
C.1.1 Parameters of 0,4 mm PE cable.....	96
C.1.2 Parameters of 0,5 mm PE cable.....	96
C.1.3 Parameters of 0,6 mm PE cable.....	97
C.1.4 Parameters of 0,8 mm PE cable.....	98
C.1.5 Parameters of 0,32 mm PVC cable.....	99
C.1.6 Parameters of 0,4 mm PVC cable.....	99
C.1.7 Parameters of 0,63 mm PVC cable.....	100
C.2 Impedance plot of test loops.....	101
C.2.1 Impedance plot at 10 kHz.....	101
C.2.2 Impedance plot at 20 kHz.....	102
C.2.3 Impedance plot at 40 kHz.....	103
C.2.4 Impedance plot loop 9	104
C.3 Frequency response of test loops.....	105
C.3.1 Frequency response of loop 2	105
C.3.2 Frequency response of loop 3	105
C.3.3 Frequency response of loop 4	106
C.3.4 Frequency response of loop 5	106
C.3.5 Frequency response of loop 6	107
C.3.6 Frequency response of loop 7	107
C.3.7 Frequency response of loop 8	108
C.3.8 Frequency response loop 9	108

Annex D (normative): ISDN systems requirements when coexisting with ADSL or VDSL109

D.1 Functional model and basic properties	109
D.1.1 Functional model.....	109
D.1.2 Basic properties	109
D.2 Characteristics for the ISDN-Ports.....	110
D.2.1 Terminating Impedance of the xDSL Port	110
D.2.2 Total Power	111
D.2.2.1 ISDN System with 2B1Q line code	111
D.2.2.2 ISDN System with 4B3T line code.....	111
D.2.3 Power Spectral Density (PSD)	111
D.2.3.1 ISDN System with 2B1Q line code	112
D.2.3.2 ISDN System with 4B3T line code.....	112
D.2.4 Input Impedance	113
D.2.4.1 ADSL insertion loss.....	114
D.2.4.2 VDSL insertion loss.....	114

D.2.5	Longitudinal conversion loss.....	114
D.3	Performance Requirements	114
D.3.1	Performance Requirements for ISDN.....	114
D.3.2	Performance Requirements for xDSL	114
Annex E (informative):	Bibliography	115
History		116

Intellectual Property Rights

IPRs essential or potentially essential to the present document may have been declared to ETSI. The information pertaining to these essential IPRs, if any, is publicly available for **ETSI members and non-members**, and can be found in ETSI SR 000 314: "*Intellectual Property Rights (IPRs); Essential, or potentially Essential, IPRs notified to ETSI in respect of ETSI standards*", which is available from the ETSI Secretariat. Latest updates are available on the ETSI Web server (<http://webapp.etsi.org/IPR/home.asp>).

Pursuant to the ETSI IPR Policy, no investigation, including IPR searches, has been carried out by ETSI. No guarantee can be given as to the existence of other IPRs not referenced in ETSI SR 000 314 (or the updates on the ETSI Web server) which are, or may be, or may become, essential to the present document.

Foreword

This Technical Specification (TS) has been produced by ETSI Technical Committee Transmission and Multiplexing (TM).

The present update includes an additional normative annex for ISDN-BA systems that includes an additional low pass filter in order to allow either ADSL or VDSL on the same pair.

1 Scope


The present document covers the characteristics and parameters of a digital transmission system at the network side of the NT1 to form part of the access digital section for the Integrated Services Digital Network (ISDN) basic rate access using echo cancellation method.

The present document specifies support for:

- full duplex; and
- bit sequence independent;

transmission of two B-channels and one D-channel as defined in ITU-T Recommendation I.412 [11] and the supplementary functions of the access digital section defined in ETR 001 [6].

The line codes of systems specified in the present document are 2B1Q (2 Binary 1 Quaternary) and MMS 43-code (Modified Monitoring State 43-code). Systems using a 2B1Q line code are covered in annex A. Systems using a MMS line code are covered in annex B. Only one of the line codes has to be realized in a transmission system. Figure 1 shows the boundaries of the digital transmission system in relation to the access digital section.



NOTE: In the present document, digital transmission system refers to a line system using metallic local lines. The use of one intermediate regenerator (REG) may be required.

Figure 1: Access digital section and transmission system boundaries

The concept of the access digital section is used in order to allow a functional and procedural description and a definition of the network requirements.

NOTE: The reference points T and V₁ are not identical and therefore the access digital section is not symmetric.

The concept of a digital transmission system is used in order to describe the characteristics of an implementation, using a specific medium, in support of the access digital section.

The Annex D defines the characteristics and parameters for an ISDN-BA system that includes an additional low pass part of a splitter to work on the same pair with a VDSL or an ADSL system. Both ISDN linecodes 2B1Q (2 Binary 1 Quaternary) and MMS 43-code (Modified Monitoring State 43-code) are considered.