## INCH-POUND

The documentation and process conversion measures necessary to comply with this document shall be completed by 5 September 2019.

MIL-PRF-19500/535G <u>5 June 2019</u> SUPERSEDING MIL-PRF-19500/535F 3 March 2016

# PERFORMANCE SPECIFICATION SHEET

#### TRANSISTOR, PNP, SILICON, POWER, TYPES 2N5003 AND 2N5005, ENCAPSULATED (CASE MOUNT PACKAGE) AND UNENCAPSULATED, QUALITY LEVELS JAN, JANTX, JANTXV, JANS, JANHC, AND JANKC

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

### 1. SCOPE

1.1 <u>Scope</u>. This specification covers the performance requirements for PNP, silicon, through hole power transistors for use in high-speed power-switching applications. Four levels of product assurance (JAN, JANTX, JANTXV, and JANS) are provided for each encapsulated device type and two levels of product assurance (JANHC and JANKC) are provided for unencapsulated devices as specified in MIL-PRF-19500.

#### 1.2 Physical dimensions.

1.2.1 <u>Package outlines</u>. The device package outline is a TO-210AA (formerly TO-59) in accordance with figure 1 for all encapsulated device types.

1.2.2 <u>Unencapsulated die</u>. The dimensions and topography for JANHC and JANKC unencapsulated die are in accordance with figure 2.

P <sub>T</sub> (1) T <sub>A</sub> = 25°C	P <sub>T</sub> (2) T <sub>C</sub> = 25°C	Reja	R <sub>өлс</sub> (3)	V <sub>CBO</sub>	V <sub>CEO</sub>	V <sub>EBO</sub>	lc	Iс (4)	Reverse pulse energy (5)	$T_{stg}$ and $T_{J}$
w	W	<u>°C/W</u>	<u>°C/W</u>	<u>V dc</u>	<u>V dc</u>	<u>V dc</u>	<u>A dc</u>	<u>A dc</u>	<u>mJ</u>	<u>°C</u>
2	58	88	3	-100	-80	-5.5	-5	-10	15	-65 to +200

(1) Derate linearly 11.4 mW/°C for  $T_A > +25^{\circ}C$ .

(2) For derating see figure 3.

(3) For thermal impedance see figure 4.

(4) This value applies for  $P_W \le 8.3$  ms, duty cycle  $\le 1$  percent.

(5) This rating is based on the capability of the transistors to operate safely in the unclamped inductive load energy test circuit figure 5 herein.

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

AMSC N/A

