IEC 62680-1-2

Edition 4.0 2019-12

INTERNATIONAL STANDARD

NORME INTERNATIONALE

colour inside

Universal serial bus interfaces for data and power
Part 1-2: Common components – USB Power Delivery specification

Interfaces de bus universel en série pour les données et l'alimentation électrique
Partie 1-2: Composants communs – Spécification de l'alimentation électrique par port USB

IEC 62680-1-2:2019-12(en-fr)

IEC Central Office
3, rue de Varembé
CH-1211 Geneva 20
Switzerland
Tel.: +41 22 919 02 11
info@iec.ch
www.iec.ch

USB Implementers Forum, Inc.
3855 S.W. 153rd Drive
Beaverton, OR 97003
United States of America
Tel. +1 503-619-0426
Admin@usb.org
www.usb.org

About the IEC
The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications
The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

IEC publications search - webstore.iec.ch/advsearchform
The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee,…). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished
Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

IEC Customer Service Centre - webstore.iec.ch/csc
If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

Electropedia - www.electropedia.org
The world's leading online dictionary on electrotechnology, containing more than 22 000 terminological entries in English and French, with equivalent terms in 16 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

IEC Glossary - std.iec.ch/glossary
67 000 electrotechnical terminology entries in English and French extracted from the Terms and Definitions clause of IEC publications issued since 2002. Some entries have been collected from earlier publications of IEC TC 37, 77, 86 and CISPR.

IEC 62680-1-2

Edition 4.0 2019-12

INTERNATIONAL STANDARD

NORME INTERNATIONALE

colour inside

Universal serial bus interfaces for data and power
Part 1-2: Common components – USB Power Delivery specification

Interfaces de bus universel en série pour les données et l'alimentation électrique
Partie 1-2: Composants communs – Spécification de l'alimentation électrique par port USB

INTERNATIONAL
ELECTROTECHNICAL
COMMISSION

COMMISSION
ELECTROTECHNIQUE
INTERNATIONALE

ICS 29.220; 33.120; 35.200

ISBN 978-2-8322-7646-4

INTERNATIONAL ELECTROTECHNICAL COMMISSION

_____

UNIVERSAL SERIAL BUS INTERFACES FOR DATA AND POWER

Part 1-2: Common components – USB Power Delivery specification

FOREWORD

1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as “IEC Publication(s)”). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
6) All users should ensure that they have the latest edition of this publication.
7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62680-1-2 has been prepared by technical area 18: Multimedia home systems and applications for end-user networks, of IEC technical committee 100: Audio, video and multimedia systems and equipment.

The text of this standard was prepared by the USB Implementers Forum (USB-IF). The structure and editorial rules used in this publication reflect the practice of the organization which submitted it.

The text of this International Standard is based on the following documents:

CDV	Report on voting
100/3189/CDV	100/3251/RVC

Full information on the voting for the approval of this International Standard can be found in the report on voting indicated in the above table.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

INTRODUCTION

The IEC 62680 series is based on a series of specifications that were originally developed by the USB Implementers Forum (USB-IF). These specifications were submitted to the IEC under the auspices of a special agreement between the IEC and the USB-IF.

This standard is the USB-IF publication Universal Serial Bus Power Delivery Specification Revision 3.0, Version 1.2.

The USB Implementers Forum, Inc.(USB-IF) is a non-profit corporation founded by the group of companies that developed the Universal Serial Bus specification. The USB-IF was formed to provide a support organization and forum for the advancement and adoption of Universal Serial Bus technology. The Forum facilitates the development of high-quality compatible USB peripherals (devices), and promotes the benefits of USB and the quality of products that have passed compliance testing.

ANY USB SPECIFICATIONS ARE PROVIDED TO YOU "AS IS", WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE USB IMPLEMENTERS FORUM AND THE AUTHORS OF ANY USB SPECIFICATIONS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OR INFORMATION IN THIS SPECIFICAITON.

THE PROVISION OF ANY USB SPECIFICATIONS TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS.

Entering into USB Adopters Agreements may, however, allow a signing company to participate in a reciprocal, RAND-Z licensing arrangement for compliant products. For more information, please see:

https://www.usb.org/documents

IEC DOES NOT TAKE ANY POSITION AS TO WHETHER IT IS ADVISABLE FOR YOU TO ENTER INTO ANY USB ADOPTERS AGREEMENTS OR TO PARTICIPATE IN THE USB IMPLEMENTERS FORUM.”

Universal Serial Bus
Power Delivery Specification

Revision: 3.0
Version: 1.2
Release date: 21 June 2018

LIMITED COPYRIGHT LICENSE

THE USB 3.0 PROMOTERS GRANT A CONDITIONAL COPYRIGHT LICENSE UNDER THE COPYRIGHTS EMBODIED IN THE USB POWER DELIVERY SPECIFICATION TO USE AND REPRODUCE THE SPECIFICATION FOR THE SOLE PURPOSE OF, AND SOLELY TO THE EXTENT NECESSARY FOR, EVALUATING WHETHER TO IMPLEMENT THE SPECIFICATION IN PRODUCTS THAT WOULD COMPLY WITH THE SPECIFICATION. WITHOUT LIMITING THE FOREGOING, USE THE OF SPECIFICATION FOR THE PURPOSE OF FILING OR MODIFYING ANY PATENT APPLICATION TO TARGET THE SPECIFICATION OR USB COMPLIANT PRODUCTS IS NOT AUTHORIZED. EXCEPT FOR THIS EXPRESS COPYRIGHT LICENSE, NO OTHER RIGHTS OR LICENSES ARE GRANTED, INCLUDING WITHOUT LIMITATION ANY PATENT LICENSES. IN ORDER TO OBTAIN ANY ADDITIONALY INTELLECTUAL PROPERTY LICENSES OR LICENSING COMMITMENTS ASSOCIATED WITH THE SPECIFICATION A PARTY MUST EXECUTE THE USB 3.0 ADOPTERS AGREEMENT. NOTE: BY USING THE SPECIFICATION, YOU ACCEPT THESE LICENSE TERMS ON YOUR OWN BEHALF AND, IN THE CASE WHERE YOU ARE DOING THIS AS AN EMPLOYEE, ON BEHALF OF YOUR EMPLOYER.

INTELLECTUAL PROPERTY DISCLAIMER

THIS SPECIFICATION IS PROVIDED TO YOU “AS IS” WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE AUTHORS OF THIS SPECIFICATION DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OF INFORMATION IN THIS SPECIFICATION. THE PROVISION OF THIS SPECIFICATION TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS.

Please send comments via electronic mail to techsup@usb.org

For industry information, refer to the USB Implementers Forum web page at http://www.usb.org

Chairs

Alvin Cox	Cabling Sub-Chair
Bob Dunstan	Specification Chair/Protocol Subgroup Chair
Deric Waters	PHY Chair
Ed Berrios	Power Supply Chair
Rahman Ismail	System Policy Chair
Richard Petrie	Specification Chair/Device Policy Chair

Editors

Bob Dunstan

Richard Petrie

Contributors

Charles Wang	ACON, Advanced-Connectek, Inc.
Conrad Choy	ACON, Advanced-Connectek, Inc.
Dennis Chuang	ACON, Advanced-Connectek, Inc.
Steve Sedio	ACON, Advanced-Connectek, Inc.
Sunney Yang	ACON, Advanced-Connectek, Inc.
Vicky Chuang	ACON, Advanced-Connectek, Inc.
Joseph Scanlon	Advanced Micro Devices
Caspar Lin	Allion Labs, Inc.
Casper Lee	Allion Labs, Inc.
Danny Shih	Allion Labs, Inc.
Howard Chang	Allion Labs, Inc.
Greg Stewart	Analogix Semiconductor, Inc.
Mehran Badii	Analogix Semiconductor, Inc.
Alexei Kosut	Apple
Bill Cornelius	Apple
Carlos Colderon	Apple
Chris Uiterwijk	Apple
Colin Whitby-Strevens	Apple
Corey Axelowitz	Apple
Corey Lange	Apple
Dave Conroy	Apple
David Sekowski	Apple
Girault Jones	Apple
James Orr	Apple
Jason Chung	Apple
Jay Kim	Apple
Jeff Wilcox	Apple
Jennifer Tsai	Apple
Karl Bowers	Apple
Keith Porthouse	Apple
Kevin Hsiue	Apple
Matt Mora	Apple
Paul Baker	Apple
Reese Schreiber	Apple
Ruchi Chaturvedi	Apple
Sameer Kelkar	Apple
Sasha Tietz	Apple
Scott Jackson	Apple
Sree Raman	Apple
William Ferry	Apple
Zaki Moussaoui	Apple
Jeff Liu	ASMedia Technology Inc.
Kuo Lung Li	ASMedia Technology Inc.
Ming-Wei Hsu	ASMedia Technology Inc.
PS Tseng	ASMedia Technology Inc.
Sam Tzeng	ASMedia Technology Inc.
Thomas Hsu	ASMedia Technology Inc.
Weikao Chang	ASMedia Technology Inc.
Yang Cheng	ASMedia Technology Inc.
Shawn Meng	Bizlink Technology Inc.
Bernard Shyu	Bizlink Technology, Inc.
Eric Wu	Bizlink Technology, Inc.
Morphy Hsieh	Bizlink Technology, Inc.
Sean O'Neal	Bizlink Technology, Inc.
Tiffany Hsiao	Bizlink Technology, Inc.
Weichung Ooi	Bizlink Technology, Inc.
Rahul Bhushan	Broadcom Corp.
Asila nahas	Cadence Design Systems, Inc.
Claire Ying	Cadence Design Systems, Inc.
Jie min	Cadence Design Systems, Inc.
Mark Summers	Cadence Design Systems, Inc.
Michal Staworko	Cadence Design Systems, Inc.
Sathish Kumar Ganesan	Cadence Design Systems, Inc.
Alessandro Ingrassia	Canova Tech
Andrea Colognese	Canova Tech
Antonio Orzelli	Canova Tech
Davide Ghedin	Canova Tech
Matteo Casalin	Canova Tech
Michael Marioli	Canova Tech
Nicola Scantamburlo	Canova Tech
Paolo Pilla	Canova Tech
Yi-Feng Lin	Canyon Semiconductor
YuHung Lin	Canyon Semiconductor
David Tsai	Chrontel, Inc.
Anshul Gulati	Cypress Semiconductor
Anup Nayak	Cypress Semiconductor
Benjamin Kropf	Cypress Semiconductor
Dhanraj Rajput	Cypress Semiconductor
Ganesh Subramaniam	Cypress Semiconductor
Jagadeesan Raj	Cypress Semiconductor
Junjie cui	Cypress Semiconductor
Manu Kumar	Cypress Semiconductor
Muthu M	Cypress Semiconductor
Nicholas Bodnaruk	Cypress Semiconductor
Pradeep Bajpai	Cypress Semiconductor
Rajaram R	Cypress Semiconductor
Rama Vakkantula	Cypress Semiconductor
Rushil Kadakia	Cypress Semiconductor
Simon Nguyen	Cypress Semiconductor
Steven Wong	Cypress Semiconductor
Subu Sankaran	Cypress Semiconductor
Sumeet Gupta	Cypress Semiconductor
Tejender Sheoran	Cypress Semiconductor
Venkat Mandagulathar	Cypress Semiconductor
Xiaofeng Shen	Cypress Semiconductor
Zeng Wei	Cypress Semiconductor
Adolfo Montero	Dell Inc.
Bruce Montag	Dell Inc.
Gary Verdun	Dell Inc.
Merle Wood	Dell Inc.
Mohammed Hijazi	Dell Inc.
Siddhartha Reddy	Dell Inc.
Bindhu Vasu	Dialog Semiconductor (UK) Ltd
Chanchal Gupta	Dialog Semiconductor (UK) Ltd
Dipti Baheti	Dialog Semiconductor (UK) Ltd
Duc Doan	Dialog Semiconductor (UK) Ltd
Holger Petersen	Dialog Semiconductor (UK) Ltd
Jianming Yao	Dialog Semiconductor (UK) Ltd
John Shi	Dialog Semiconductor (UK) Ltd
KE Hong	Dialog Semiconductor (UK) Ltd
Kevin Mori	Dialog Semiconductor (UK) Ltd
Larry Ping	Dialog Semiconductor (UK) Ltd
Mengfei Liu	Dialog Semiconductor (UK) Ltd
Scott Brown	Dialog Semiconductor (UK) Ltd
Yimin Chen	Dialog Semiconductor (UK) Ltd
Yong Li	Dialog Semiconductor (UK) Ltd
Dan Ellis	DisplayLink (UK) Ltd.
Jason Young	DisplayLink (UK) Ltd.
Kevin Jacobs	DisplayLink (UK) Ltd.
Paulo Alcobia	DisplayLink (UK) Ltd.
Peter Burgers	DisplayLink (UK) Ltd.

Richard Petrie	DisplayLink (UK) Ltd.
Abel Astley	Ellisys
Chuck Trefts	Ellisys
Emmanuel Durin	Ellisys
Mario Pasquali	Ellisys
Tim Wei	Ellisys
Chien-Cheng Kuo	Etron Technology, Inc.
Jack Yang	Etron Technology, Inc.
Richard Crisp	Etron Technology, Inc.
Shyanjia Chen	Etron Technology, Inc.
TsungTa Lu	Etron Technology, Inc.
Christian Klein	Fairchild Semiconductor
Oscar Freitas	Fairchild Semiconductor
Souhib Harb	Fairchild Semiconductor
Amanda Ying	Feature Integration Technology Inc.
Jacky Chan	Feature Integration Technology Inc.
Kenny Hsieh	Feature Integration Technology Inc.
KungAn Lin	Feature Integration Technology Inc.
Paul Yang	Feature Integration Technology Inc.
su Jaden	Feature Integration Technology Inc.
Yu-Lin Chu	Feature Integration Technology Inc.
Yulin Lan	Feature Integration Technology Inc.
AJ Yang	Foxconn / Hon Hai
Fred Fons	Foxconn / Hon Hai
Jie zheng	Foxconn / Hon Hai
Steve Sedio	Foxconn / Hon Hai
Terry Little	Foxconn / Hon Hai
Bob McVay	Fresco Logic Inc.
Christopher Meyers	Fresco Logic Inc.
Dian Kurniawan	Fresco Logic Inc.
Tom Burton	Fresco Logic Inc.
Adam Rodriguez	Google Inc.
Alec Berg	Google Inc.
Dave Bernard	Google Inc.
David Schneider	Google Inc.
Jim Guerin	Google Inc.
Juan Fantin	Google Inc.
Ken Wu	Google Inc.
Mark Hayter	Google Inc.
Nithya Jagannathan	Google Inc.
Srikanth Lakshmikanthan	Google Inc.
Todd Broch	Google Inc.
Toshak Singhal	Google Inc.
Vincent Palatin	Google Inc.
Xuelin Wu	Google Inc.
Alan Kinningham	Granite River Labs
Balamurugan Manialagan	Granite River Labs
Mike Engbretson	Granite River Labs
Mike Wu	Granite River Labs
Mukesh Tatiya	Granite River Labs
Rajaraman V	Granite River Labs
Tim Lin	Granite River Labs
Alan Berkema	Hewlett Packard
Lee Atkinson	Hewlett Packard
Rahul Lakdawala	Hewlett Packard
Robin Castell	Hewlett Packard
Roger Benson	Hewlett Packard
Ron Schooley	Hewlett Packard
Hideyuki HAYAFUJI	Hosiden Corporation
Keiji Mine	Hosiden Corporation
Masaki YAMAOKA	Hosiden Corporation
Takashi MUTO	Hosiden Corporation
Yasunori NISHIKAWA	Hosiden Corporation
Kenneth Chan	HP Inc.
Lee Atkinson	HP Inc.
Steve Chen	HP Inc.
Suketu Partiwala	HP Inc.
Suketu Partiwala	HP Inc.
Vaibhav Malik	HP Inc.
Walter Fry	HP Inc.
Bai Sean	Huawei Technologies Co., Ltd.
Chunjiang Zhao	Huawei Technologies Co., Ltd.
JianQuan Wu	Huawei Technologies Co., Ltd.
Li Zongjian	Huawei Technologies Co., Ltd.
Lihua Duan	Huawei Technologies Co., Ltd.
Min Chen	Huawei Technologies Co., Ltd.
Wang Feng	Huawei Technologies Co., Ltd.
Wei Haihong	Huawei Technologies Co., Ltd.
Robert Heaton	Indie Semiconductor
Vincent Wang	Indie Semiconductor
Sie Boo Chiang	Infineon Technologies
Tue Fatt David Wee	Infineon Technologies
Wee Tar Richard Ng	Infineon Technologies
Wolfgang Furtner	Infineon Technologies
Bob Dunstan	Intel Corporation
Brad Saunders	Intel Corporation
Chee Lim Nge	Intel Corporation
Christine Krause	Intel Corporation
Dan Froelich	Intel Corporation
David Harriman	Intel Corporation
David Hines	Intel Corporation
David Thompson	Intel Corporation
Guobin Liu	Intel Corporation
Harry Skinner	Intel Corporation
Henrik Leegaard	Intel Corporation
Jenn Chuan Cheng	Intel Corporation
Jervis Lin	Intel Corporation
John Howard	Intel Corporation
Karthi Vadivelu	Intel Corporation
Leo Heiland	Intel Corporation
Maarit Harkonen	Intel Corporation
Nge Chee Lim	Intel Corporation
Paul Durley	Intel Corporation
Rahman Ismail	Intel Corporation
Rajaram Regupathy	Intel Corporation
Ronald Swartz	Intel Corporation
Sarah Sharp	Intel Corporation
Scott Brenden	Intel Corporation
Sridharan Ranganathan	Intel Corporation
Steve McGowan	Intel Corporation
Tim McKee	Intel Corporation
Toby Opferman	Intel Corporation

Jia Wei	Intersil Corporation
Al Hsiao	ITE Tech. Inc.
Greg Song	ITE Tech. Inc.
Richard Guo	ITE Tech. Inc.
Victor Lin	ITE Tech. Inc.
Y.C. Chou	ITE Tech. Inc.
Kenta Minejima	Japan Aviation Electronics Industry Ltd. (JAE)
Mark Saubert	Japan Aviation Electronics Industry Ltd. (JAE)
Toshio Shimoyama	Japan Aviation Electronics Industry Ltd. (JAE)
Brian Fetz	Keysight Technologies Inc.
Babu Mailachalam	Lattice Semiconductor Corp
Gianluca Mariani	Lattice Semiconductor Corp
Joel Coplen	Lattice Semiconductor Corp
Thomas Watza	Lattice Semiconductor Corp
Vesa Lauri	Lattice Semiconductor Corp
Bruce Chuang	Leadtrend
Eilian Liu	Leadtrend
Daniel H Jacobs	LeCroy Corporation
Jake Jacobs	LeCroy Corporation
Kimberley McKay	LeCroy Corporation
Mike Micheletti	LeCroy Corporation
Roy Chestnut	LeCroy Corporation
Tyler Joe	LeCroy Corporation
Phil Jakes	Lenovo
Aaron Melgar	Lion Semiconductor
Chris Zhou	Lion Semiconductor
Sehyung Jeon	Lion Semiconductor
Wonyoung Kim	Lion Semiconductor
Yongho Kim	Lion Semiconductor
Dave Thompson	LSI Corporation
Alan Kinningham	Luxshare-ICT
Daniel Chen	Luxshare-ICT
James Stevens	Luxshare-ICT
Josue Castillo	Luxshare-ICT
Scott Shuey	Luxshare-ICT
Chikara Kakizawa	Maxim Integrated Products
Jacob Scott	Maxim Integrated Products
Ken Helfrich	Maxim Integrated Products
Michael Miskho	Maxim Integrated Products
Chris Yokum	MCCI Corporation
Geert Knapen	MCCI Corporation
Terry Moore	MCCI Corporation
Velmurugan Selvaraj	MCCI Corporation
Satoru Kumashiro	MegaChips Corporation
Brian Marley	Microchip Technology Inc.
Dave Perchlik	Microchip Technology Inc.
Don Perkins	Microchip Technology Inc.
Fernando Gonzalez	Microchip Technology Inc.
John Sisto	Microchip Technology Inc.
Josh Averyt	Microchip Technology Inc.
Kiet Tran	Microchip Technology Inc.
Mark Bohm	Microchip Technology Inc.
Matthew Kalibat	Microchip Technology Inc.
Mick Davis	Microchip Technology Inc.
Prasanna Vengateshan	Microchip Technology Inc.
Rich Wahler	Microchip Technology Inc.
Richard Petrie	Microchip Technology Inc.
Ronald Kunin	Microchip Technology Inc.
Shannon Cash	Microchip Technology Inc.
Thomas Farkas	Microchip Technology Inc.
Andrew Yang	Microsoft Corporation
Anthony Chen	Microsoft Corporation
Arvind Murching	Microsoft Corporation
Dave Perchlik	Microsoft Corporation
David Voth	Microsoft Corporation
Geoff Shew	Microsoft Corporation
Jayson Kastens	Microsoft Corporation
Kai Inha	Microsoft Corporation
Marwan Kadado	Microsoft Corporation
Michelle Bergeron	Microsoft Corporation
Rahul Ramadas	Microsoft Corporation
Randy Aull	Microsoft Corporation
Shiu Ng	Microsoft Corporation
Timo Toivola	Microsoft Corporation
Toby Nixon	Microsoft Corporation
Vivek Gupta	Microsoft Corporation
Yang You	Microsoft Corporation
Aaron Xu	Monolithic Power Systems Inc.
Bo Zhou	Monolithic Power Systems Inc.
Christian Sporck	Monolithic Power Systems Inc.
Di Han	Monolithic Power Systems Inc.
Zhihong Yu	Monolithic Power Systems Inc.
Dan Wagner	Motorola Mobility Inc.
Ben Crowe	MQP Electronics Ltd.
Pat Crowe	MQP Electronics Ltd.
Sten Carlsen	MQP Electronics Ltd.
Kenji Oguma	NEC Corporation
Frank Borngräber	Nokia Corporation
Kai Inha	Nokia Corporation
Pekka Leinonen	Nokia Corporation
Richard Petrie	Nokia Corporation
Sten Carlsen	Nokia Corporation
Abhijeet Kulkarni	NXP Semiconductors
Ahmad Yazdi	NXP Semiconductors
Bart Vertenten	NXP Semiconductors
Dennis Ha	NXP Semiconductors
Dong Nguyen	NXP Semiconductors
Guru Prasad	NXP Semiconductors
Ken Jaramillo	NXP Semiconductors
Krishnan TN	NXP Semiconductors
Michael Joehren	NXP Semiconductors
Robert de Nie	NXP Semiconductors
Rod Whitby	NXP Semiconductors
Vijendra Kuroodi	NXP Semiconductors
Winston Langeslag	NXP Semiconductors
Robert Heaton	Obsidian Technology
Andrew Yoo	ON Semiconductor
Brady Maasen	ON Semiconductor
Bryan McCoy	ON Semiconductor
Christian Klein	ON Semiconductor
Cor Voorwinden	ON Semiconductor
Edward Berrios	ON Semiconductor
Michael Smith	ON Semiconductor
Oscar Freitas	ON Semiconductor
Tom Duffy	ON Semiconductor
Craig Wiley	Parade Technologies Inc.
Aditya Kulkarni	Power Integrations
Amruta Patra	Power Integrations
Rahul Joshi	Power Integrations
Ricardo Pregiteer	Power Integrations
Shruti Anand	Power Integrations
Amit gupta	Qualcomm, Inc

George Paparrizos	Qualcomm, Inc
Giovanni Garcea	Qualcomm, Inc
Jack Pham	Qualcomm, Inc
James Goel	Qualcomm, Inc
Joshua Warner	Qualcomm, Inc
Karyn Vuong	Qualcomm, Inc
Vamsi Samavedam	Qualcomm, Inc
Vatsal Patel	Qualcomm, Inc
Chris Sporck	Qualcomm, Inc.
Craig Aiken	Qualcomm, Inc.
Narendra Mehta	Qualcomm, Inc.
Terry Remple	Qualcomm, Inc.
Will Kun	Qualcomm, Inc.
Yoram Rimoni	Qualcomm, Inc.
Tsung-Peng Chuang	Realtek Semiconductor Corp.
Atsushi Mitamura	Renesas Electronics Corp.
Bob Dunstan	Renesas Electronics Corp.
Brian Allen	Renesas Electronics Corp.
Dan Aoki	Renesas Electronics Corp.
Hajime Nozaki	Renesas Electronics Corp.
John Carpenter	Renesas Electronics Corp.
Kiichi Muto	Renesas Electronics Corp.
Masami Katagiri	Renesas Electronics Corp.
Nobuo Furuya	Renesas Electronics Corp.
Patrick Yu	Renesas Electronics Corp.
Peter Teng	Renesas Electronics Corp.
Philip Leung	Renesas Electronics Corp.
Steve Roux	Renesas Electronics Corp.
Tetsu Sato	Renesas Electronics Corp.
Toshifumi Yamaoka	Renesas Electronics Corp.
Chunan Kuo	Richtek Technology Corporation
Heinz Wei	Richtek Technology Corporation
TZUHSIEN CHUANG	Richtek Technology Corporation
Tatsuya Irisawa	Ricoh Company Ltd.
Akihiro Ono	Rohm Co. Ltd.
Chris Lin	Rohm Co. Ltd.
Hidenori Nishimoto	Rohm Co. Ltd.
Kris Bahar	Rohm Co. Ltd.
Manabu Miyata	Rohm Co. Ltd.
Ruben Balbuena	Rohm Co. Ltd.
Takashi Sato	Rohm Co. Ltd.
Vijendra Kuroodi	Rohm Co. Ltd.
Yusuke Kondo	Rohm Co. Ltd.
Kazuomi Nagai	ROHM Co., Ltd.
Matti Kulmala	Salcomp Plc
Toni Lehimo	Salcomp Plc
Tong Kim	Samsung Electronics Co. Ltd.
Alvin Cox	Seagate Technology LLC
Emmanuel Lemay	Seagate Technology LLC
John Hein	Seagate Technology LLC
Marc Noblitt	Seagate Technology LLC
Michael Morgan	Seagate Technology LLC
Ronald Rueckert	Seagate Technology LLC
Tony Priborsky	Seagate Technology LLC
Chin Chang	Semtech Corporation
Tom Farkas	Semtech Corporation
Ning Dai	Silergy Corp.
Wanfeng Zhang	Silergy Corp.
Kafai Leung	Silicon Laboratories, Inc.
Kok Hong Soh	Silicon Laboratories, Inc.
Sorin Badiu	Silicon Laboratories, Inc.
Steven Ghang	Silicon Laboratories, Inc.
Abhishek Sardeshpande	SiliConch Systems Private Limited
Aniket Mathad	SiliConch Systems Private Limited
Chandana N	SiliConch Systems Private Limited
Jaswanth Ammineni	SiliConch Systems Private Limited
Jinisha Patel	SiliConch Systems Private Limited
Kaustubh Kumar	SiliConch Systems Private Limited
Nitish Nitish	SiliConch Systems Private Limited
Pavitra Balasubramanian	SiliConch Systems Private Limited
Rakesh Polasa	SiliConch Systems Private Limited
Shubham Paliwal	SiliConch Systems Private Limited
Vishnu Pusuluri	SiliConch Systems Private Limited
John Sisto	SMSC
Ken Gay	SMSC
Mark Bohm	SMSC
Richard Wahler	SMSC
Shannon Cash	SMSC
Tim Knowlton	SMSC
William Chiechi	SMSC
Shigenori Tagami	Sony Corporation
Shinichi Hirata	Sony Corporation
Amanda Hosler	Specwerkz
Bob Dunstan	Specwerkz
Diane Lenox	Specwerkz
Michael Munn	StarTech.com Ltd.
Fabien Friess	ST-Ericsson
Giuseppe Platania	ST-Ericsson
Jean-Francois Gatto	ST-Ericsson
Milan Stamenkovic	ST-Ericsson
Nicolas Florenchie	ST-Ericsson
Patrizia Milazzo	ST-Ericsson
Christophe Cochard	STMicroelectronics
Christophe Lorin	STMicroelectronics
Jessy Guilbot	STMicroelectronics
Joel Huloux	STMicroelectronics
John Bloomfield	STMicroelectronics
Massimo Panzica	STMicroelectronics
Meriem Mersel	STMicroelectronics
Nathalie Ballot	STMicroelectronics
Pascal Legrand	STMicroelectronics
Patrizia Milazzo	STMicroelectronics
Richard O'Connor	STMicroelectronics
Morten Christiansen	Synopsys, Inc.
Nivin George	Synopsys, Inc.
Zongyao Wen	Synopsys, Inc.
Joan Marrinan	Tektronix
Kimberley McKay	Teledyne-LeCroy
Matthew Dunn	Teledyne-LeCroy
Tony Minchell	Teledyne-LeCroy
Anand Dabak	Texas Instruments
Bill Waters	Texas Instruments
Bing Lu	Texas Instruments
Deric Waters	Texas Instruments
Grant Ley	Texas Instruments
Gregory Watkins	Texas Instruments
Ingolf Frank	Texas Instruments
Ivo Huber	Texas Instruments
Javed Ahmad	Texas Instruments

Jean Picard	Texas Instruments
John Perry	Texas Instruments
Martin Patoka	Texas Instruments
Mike Campbell	Texas Instruments
Scott Jackson	Texas Instruments
Shafiuddin Mohammed	Texas Instruments
Srinath Hosur	Texas Instruments
Steven Tom	Texas Instruments
Yoon Lee	Texas Instruments
Tod Wolf	The Silanna Group Pty. Ltd.
Chris Yokum	Total Phase
Brad Cox	Ventev Mobile
Colin Vose	Ventev Mobile
Dydron Lin	VIA Technologies, Inc.
Fong-Jim Wang	VIA Technologies, Inc.
Jay Tseng	VIA Technologies, Inc.
Rex Chang	VIA Technologies, Inc.
Terrance Shih	VIA Technologies, Inc.
Ho Wen Tsai	Weltrend Semiconductor
Hung Chiang	Weltrend Semiconductor
Jeng Cheng Liu	Weltrend Semiconductor
Priscilla Lee	Weltrend Semiconductor
Wayne Lo	Weltrend Semiconductor
Charles Neumann	Western Digital Technologies, Inc.
Curtis Stevens	Western Digital Technologies, Inc.
John Maroney	Western Digital Technologies, Inc.
Joe O'Brien	Wilder Technologies
Will Miller	Wilder Technologies
Juejia Zhou	Xiaomi Communications Co., Ltd.
Xiaoxing Yang	Xiaomi Communications Co., Ltd.

Revision History

Revision	Version	Comments	Issue Date
1.0	1.0	Initial release Revision 1.0	5 July 2012
1.0	1.1	Including errata through 31-October-2012	31 October 2012
1.0	1.2	Including errata through 26-June-2013	26 June 2013
1.0	1.3	Including errata through 11-March-2014	11 March 2014
2.0	1.0	Initial release Revision 2.0	11 August 2014
2.0	1.1	Including errata through 7-May 2015	7 May 2015
2.0	1.2	Including errata through 25-March-2016	25 March 2016
2.0	1.3	Including errata through 11-January-2017	11 January 2017
3.0	1.0	Initial release Revision 3.0	11 December 2015
3.0	1.0a	Including errata through 25-March-2016	25 March 2016
3.0	1.1	Including errata through 12-January-2016	12 January 2017
3.0	1.2	Including errata through 21-June-2018:	21 June 2018

Table of Contents

INTELLECTUAL PROPERTY DISCLAIMER 6
Chairs 7
Editors 7
Contributors 7
Revision History 13
Table of Contents 14
List of Tables 20
List of Figures 26
1. Introduction 34
1.1 Overview 34
1.2 Purpose 35
1.3 Scope 35
1.4 Conventions 35
1.4.1 Precedence 35
1.4.2 Keywords 36
1.4.3 Numbering 37
1.5 Related Documents 37
1.6 Terms and Abbreviations 38
1.7 Parameter Values 45
1.8 Changes from Revision 2.0 46
1.9 Compatibility with Revision 2.0 46
2. Overview 46
2.1 Introduction 46
2.2 Section Overview 47
2.3 Revision 2.0 Changes and Compatibility 48
2.3.1 Changes from Revision 2.0 48
2.3.2 Compatibility with Revision 2.0 48
2.4 USB Power Delivery Capable Devices 49
2.5 SOP* Communication 50
2.5.1 Introduction 50
2.5.2 SOP* Collision Avoidance 50
2.5.3 SOP Communication 50
2.5.4 SOP'/SOP'' Communication with Cable Plugs 50
2.6 Operational Overview 52
2.6.1 Source Operation 52
2.6.2 Sink Operation 55
2.6.3 Cable Plugs 57
2.7 Architectural Overview 58
2.7.1 Policy 60
2.7.2 Message Formation and Transmission 61
2.7.3 Collision Avoidance 61
2.7.4 Power supply 61
2.7.5 DFP/UFP 62

2.7.6 Cable and Connectors 62
2.7.7 Interactions between Non-PD, BC and PD devices 62
2.7.8 Power Rules 63
3. USB Type-A and USB Type-B Cable Assemblies and Connectors 63
4. Electrical Requirements 63
4.1 Interoperability with other USB Specifications 63
4.2 Dead Battery Detection / Unpowered Port Detection 63
4.3 Cable IR Ground Drop (IR Drop) 63
4.4 Cable Type Detection 63
5. Physical Layer 64
5.1 Physical Layer Overview 64
5.2 Physical Layer Functions 64
5.3 Symbol Encoding 65
5.4 Ordered Sets 66
5.5 Transmitted Bit Ordering 66
5.6 Packet Format 68
5.6.1 Packet Framing 68
5.6.2 CRC 70
5.6.3 Packet Detection Errors 72
5.6.4 Hard Reset 72
5.6.5 Cable Reset 72
5.7 Collision Avoidance 73
5.8 Biphase Mark Coding (BMC) Signaling Scheme 73
5.8.1 Encoding and signaling 74
5.8.2 Transmit and Receive Masks 76
5.8.3 Transmitter Load Model 82
5.8.4 BMC Common specifications 83
5.8.5 BMC Transmitter Specifications 84
5.8.6 BMC Receiver Specifications 86
5.9 Built in Self-Test (BIST) 89
5.9.1 BIST Carrier Mode 89
5.9.2 BIST Test Data 89
6. Protocol Layer 89
6.1 Overview 89
6.2 Messages 89
6.2.1 Message Construction 90
6.3 Control Message 98
6.3.1 GoodCRC Message 99
6.3.2 GotoMin Message 100
6.3.3 Accept Message 100
6.3.4 Reject Message 100
6.3.5 Ping Message 101
6.3.6 PS_RDY Message 101
6.3.7 Get_Source_Cap Message 101
6.3.8 Get_Sink_Cap Message 101
6.3.9 DR_Swap Message 101
6.3.10 PR_Swap Message 102
6.3.11 VCONN_Swap Message 102

6.3.12 Wait Message 103
6.3.13 Soft Reset Message 104
6.3.14 Not_Supported Message 104
6.3.15 Get_Source_Cap_Extended Message 104
6.3.16 Get_Status Message 104
6.3.17 FR_Swap Message 104
6.3.18 Get_PPS_Status 105
6.3.19 Get_Country_Codes 105
6.3.20 Get_Sink_Cap_Extended Message 105
6.4 Data Message 105
6.4.1 Capabilities Message 106
6.4.2 Request Message 115
6.4.3 BIST Message 119
6.4.4 Vendor Defined Message 120
6.4.5 Battery_Status Message 143
6.4.6 Alert Message 144
6.4.7 Get_Country_Info Message 145
6.5 Extended Message 145
6.5.1 Source_Capabilities_Extended Message 146
6.5.2 Status Message 150
6.5.3 Get_Battery_Cap Message 153
6.5.4 Get_Battery_Status Message 153
6.5.5 Battery_Capabilities Message 154
6.5.6 Get_Manufacturer_Info Message 154
6.5.7 Manufacturer_Info Message 155
6.5.8 Security Messages 156
6.5.9 Firmware Update Messages 156
6.5.10 PPS_Status Message 157
6.5.11 Country_Codes Message 158
6.5.12 Country_Info Message 158
6.5.13 Sink_Capabilities_Extended Message 159
6.6 Timers 162
6.6.1 CRCReceiveTimer 162
6.6.2 SenderResponseTimer 163
6.6.3 Capability Timers 163
6.6.4 Wait Timers and Times 164
6.6.5 Power Supply Timers 164
6.6.6 NoResponseTimer 165
6.6.7 BIST Timers 166
6.6.8 Power Role Swap Timers 166
6.6.9 Soft Reset Timers 166
6.6.10 Hard Reset Timers 166
6.6.11 Structured VDM Timers 167
6.6.12 Vconn Timers 168
6.6.13 tCableMessage 168
6.6.14 DiscoverIdentityTimer 168
6.6.15 Collision Avoidance Timers 168
6.6.16 Fast Role Swap Timers 169
6.6.17 Chunking Timers 169

6.6.18 Programmable Power Supply Timers 170
6.6.19 Time Values and Timers 170
6.7 Counters 173
6.7.1 MessageID Counter 173
6.7.2 Retry Counter 173
6.7.3 Hard Reset Counter 174
6.7.4 Capabilities Counter 174
6.7.5 Discover Identity Counter 174
6.7.6 VDMBusyCounter 174
6.7.7 Counter Values and Counters 174
6.8 Reset 175
6.8.1 Soft Reset and Protocol Error 175
6.8.2 Hard Reset 177
6.8.3 Cable Reset 177
6.9 Collision Avoidance 178
6.10 Message Discarding 178
6.11 State behavior 179
6.11.1 Introduction to state diagrams used in Chapter 6 179
6.11.2 State Operation 179
6.11.3 List of Protocol Layer States 197
6.12 Message Applicability 198
6.12.1 Applicability of Control Messages 199
6.12.2 Applicability of Data Messages 200
6.12.3 Applicability of Extended Messages 201
6.12.4 Applicability of Structured VDM Commands 202
6.12.5 Applicability of Reset Signaling 203
6.12.6 Applicability of Fast Role Swap signal 203
6.13 Value Parameters 203
7. Power Supply 203
7.1 Source Requirements 203
7.1.1 Behavioral Aspects 203
7.1.2 Source Bulk Capacitance 204
7.1.3 Types of Sources 204
7.1.4 Source Transitions 204
7.1.5 Response to Hard Resets 210
7.1.6 Changing the Output Power Capability 211
7.1.7 Robust Source Operation 211
7.1.8 Output Voltage Tolerance and Range 212
7.1.9 Charging and Discharging the Bulk Capacitance on V_{BUS} 213
7.1.10 Swap Standby for Sources 213
7.1.11 Source Peak Current Operation 214
7.1.12 Source Capabilities Extended Parameters 214
7.1.13 Fast Role Swap 216
7.1.14 Non-application of V_{BUS} Slew Rate Limits 218
7.2 Sink Requirements 218
7.2.1 Behavioral Aspects 218
7.2.2 Sink Bulk Capacitance 218
7.2.3 Sink Standby 218

7.2.4 Suspend Power Consumption 219
7.2.5 Zero Negotiated Current 219
7.2.6 Transient Load Behavior 219
7.2.7 Swap Standby for Sinks 219
7.2.8 Sink Peak Current Operation 219
7.2.9 Robust Sink Operation 220
7.2.10 Fast Role Swap 221
7.3 Transitions 221
7.3.1 Increasing the Current 222
7.3.2 Increasing the Voltage 224
7.3.3 Increasing the Voltage and Current 226
7.3.4 Increasing the Voltage and Decreasing the Current 228
7.3.5 Decreasing the Voltage and Increasing the Current 230
7.3.6 Decreasing the Current 232
7.3.7 Decreasing the Voltage 234
7.3.8 Decreasing the Voltage and the Current 236
7.3.9 Sink Requested Power Role Swap 238
7.3.10 Source Requested Power Role Swap 241
7.3.11 GotoMin Current Decrease 244
7.3.12 Source Initiated Hard Reset 246
7.3.13 Sink Initiated Hard Reset 248
7.3.14 No change in Current or Voltage 250
7.3.15 Fast Role Swap 252
7.3.16 Increasing the Programmable Power Supply Voltage 254
7.3.17 Decreasing the Programmable Power Supply Voltage 256
7.3.18 Changing the Source PDO or APDO 258
7.3.19 Increasing the Programmable Power Supply Current 260
7.3.20 Decreasing the Programmable Power Supply Current 262
7.3.21 Same Request Programmable Power Supply 264
7.4 Electrical Parameters 265
7.4.1 Source Electrical Parameters 265
7.4.2 Sink Electrical Parameters 269
7.4.3 Common Electrical Parameters 270
8. Device Policy 271
8.1 Overview 271
8.2 Device Policy Manager 271
8.2.1 Capabilities 272
8.2.2 System Policy 272
8.2.3 Control of Source/Sink 272
8.2.4 Cable Detection 273
8.2.5 Managing Power Requirements 273
8.2.6 Use of “Unconstrained Power” bit with Batteries and AC supplies 275
8.2.7 Interface to the Policy Engine 277
8.3 Policy Engine 277
8.3.1 Introduction 277
8.3.2 Atomic Message Sequence Diagrams 278
8.3.3 State Diagrams 410
9. States and Status Reporting 476

9.1 Overview 476
9.1.1 PDUSB Device and Hub Requirements 478
9.1.2 Mapping to USB Device States 478
9.1.3 PD Software Stack 481
9.1.4 PDUSB Device Enumeration 481
9.2 PD Specific Descriptors 483
9.2.1 USB Power Delivery Capability Descriptor 483
9.2.2 Battery Info Capability Descriptor 484
9.2.3 PD Consumer Port Capability Descriptor 485
9.2.4 PD Provider Port Capability Descriptor 485
9.3 PD Specific Requests and Events 486
9.3.1 PD Specific Requests 486
9.4 PDUSB Hub and PDUSB Peripheral Device Requests 487
9.4.1 GetBatteryStatus 487
9.4.2 SetPDFeature 488
10. Power Rules 490
10.1 Introduction 490
10.2 Source Power Rules 490
10.2.1 Source Power Rule Considerations 490
10.2.2 Normative Voltages and Currents 491
10.2.3 Optional Voltages/Currents 493
10.2.4 Power sharing between ports 495
10.3 Sink Power Rules 495
10.3.1 Sink Power Rule Considerations 495
10.3.2 Normative Sink Rules 495
A. CRC calculation 496
A.1 C code example 496
A.2 Table showing the full calculation over one Message 498
B. PD Message Sequence Examples 499
B.1 External power is supplied downstream 499
B.2 External power is supplied upstream 502
B.3 Giving back power 508
C. VDM Command Examples 518
C.1 Discover Identity Example 518
C.1.1 Discover Identity Command request 518
C.1.2 Discover Identity Command response – Active Cable 518
C.1.3 Discover Identity Command response – Hub 520
C.2 Discover SVIDs Example 521
C.2.1 Discover SVIDs Command request 521
C.2.1 Discover SVIDs Command response 521
C.3 Discover Modes Example 522
C.3.1 Discover Modes Command request 522
C.3.2 Discover Modes Command response 522
C.4 Enter Mode Example 523
C.4.1 Enter Mode Command request 523
C.4.2 Enter Mode Command response 523
C.4.1 Enter Mode Command request with additional VDO 524
C.5 Exit Mode Example 525

C.5.1 Exit Mode Command request 525
C.5.2 Exit Mode Command response 525
C.6 Attention Example 526
C.6.1 Attention Command request 526
C.6.2 Attention Command request with additional VDO 526
D. BMC Receiver Design Examples 527
D.1 Finite Difference Scheme 527
D.1.1 Sample Circuitry 527
D.1.2 Theory 527
D.1.3 Data Recovery 529
D.1.4 Noise Zone and Detection Zone 530
D.2 Subtraction Scheme 530
D.2.1 Sample Circuitry 530
D.2.2 Output of Each Circuit Block 531
D.2.3 Subtractor Output at Power Source and Power Sink 531
D.2.4 Noise Zone and Detection Zone 532
E. FRS System Level Example 532
E.1 Overview 532
E.2 FRS Initial Setup 534
E.3 FRS Process 536

List of Tables

Table 1-1 Terms and Abbreviations 38
Table 5-1 4b5b Symbol Encoding Table 65
Table 5-2 Ordered Sets 66
Table 5-3 Validation of Ordered Sets 66
Table 5-4 Data Size 67
Table 5-5 SOP ordered set 68
Table 5-6 SOP’ ordered set 69
Table 5-7 SOP’’ ordered set 69
Table 5-8 SOP’_Debug ordered set 69
Table 5-9 SOP’’_Debug ordered set 70
Table 5-10 CRC-32 Mapping 71
Table 5-11 Hard Reset ordered set 72
Table 5-12 Cable Reset ordered set 72
Table 5-13 Rp values used for Collision Avoidance 73
Table 5-14 BMC Tx Mask Definition, X Values 77
Table 5-15 BMC Tx Mask Definition, Y Values 78
Table 5-16 BMC Rx Mask Definition 82
Table 5-17 BMC Common Normative Requirements 83
Table 5-18 BMC Transmitter Normative Requirements 84
Table 5-19 BMC Receiver Normative Requirements 86
Table 6-1 Message Header 90
Table 6-2 Revision Interoperability during an Explicit Contract 93

Table 6-3 Extended Message Header 94
Table 6-4 Use of Unchunked Message Supported bit 95
Table 6-5 Control Message Types 99
Table 6-6 Data Message Types 106
Table 6-7 Power Data Object 107
Table 6-8 Augmented Power Data Object 107
Table 6-9 Fixed Supply PDO - Source 109
Table 6-10 Fixed Power Source Peak Current Capability 111
Table 6-11 Variable Supply (non-Battery) PDO - Source 111
Table 6-12 Battery Supply PDO - Source 111
Table 6-13 Programmable Power Supply APDO - Source 112
Table 6-14 Fixed Supply PDO - Sink 113
Table 6-15 Variable Supply (non-Battery) PDO - Sink 114
Table 6-16 Battery Supply PDO - Sink 114
Table 6-17 Programmable Power Supply APDO - Sink 114
Table 6-18 Fixed and Variable Request Data Object 115
Table 6-19 Fixed and Variable Request Data Object with GiveBack Support 115
Table 6-20 Battery Request Data Object 115
Table 6-21 Battery Request Data Object with GiveBack Support 116
Table 6-22 Programmable Request Data Object 116
Table 6-23 BIST Data Object 119
Table 6-24 Unstructured VDM Header 121
Table 6-25 Structured VDM Header 121
Table 6-26 Structured VDM Commands 122
Table 6-27 SVID Values 122
Table 6-28 Commands and Responses 124
Table 6-29 ID Header VDO 125
Table 6-30 Product Types (UFP) 126
Table 6-31 Product Types (Cable Plug) 127
Table 6-32 Product Types (DFP) 127
Table 6-33 Cert Stat VDO 127
Table 6-34 Product VDO 128
Table 6-35 Passive Cable VDO 128
Table 6-36 Active Cable VDO 1 130
Table 6-37 Active Cable VDO 2 132
Table 6-38 AMA VDO 133
Table 6-39 VPD VDO 134
Table 6-40 Discover SVIDs Responder VDO 135
Table 6-41 Battery Status Data Object (BSDO) 143
Table 6-42 Alert Data Object 144
Table 6-43 Country Code Data Object 145
Table 6-44 Extended Message Types 146
Table 6-45 Source Capabilities Extended Data Block (SCEDB) 147

Table 6-46 SOP Status Data Block (SDB) 151
Table 6-47 SOP'/SOP'' Status Data Block (SDB) 153
Table 6-48 Get Battery Cap Data Block (GBCDB) 153
Table 6-49 Get Battery Status Data Block (GBSDB) 154
Table 6-50 Battery Capability Data Block (BCDB) 154
Table 6-51 Get Manufacturer Info Data Block (GMIDB) 155
Table 6-52 Manufacturer Info Data Block (MIDB) 155
Table 6-53 PPS Status Data Block (PPSSDB) 157
Table 6-54 Country Codes Data Block (CCDB) 158
Table 6-55 Country Info Data Block (CIDB) 159
Table 6-56 Sink Capabilities Extended Data Block (SKEDB) 159
Table 6-57 Time Values 171
Table 6-58 Timers 172
Table 6-59 Counter parameters 174
Table 6-60 Counters 174
Table 6-61 Response to an incoming Message (except VDM) 176
Table 6-62 Response to an incoming VDM 176
Table 6-63 Message discarding 178
Table 6-64 Protocol Layer States 197
Table 6-65 Applicability of Control Messages 199
Table 6-66 Applicability of Data Messages 200
Table 6-67 Applicability of Extended Messages 201
Table 6-68 Applicability of Structured VDM Commands 202
Table 6-69 Applicability of Reset Signaling 203
Table 6-70 Applicability of Fast Role Swap signal 203
Table 6-71 Value Parameters 203
Table 7-1 Sequence Description for Increasing the Current 223
Table 7-2 Sequence Description for Increasing the Voltage 225
Table 7-3 Sequence Diagram for Increasing the Voltage and Current 227
Table 7-4 Sequence Description for Increasing the Voltage and Decreasing the Current 229
Table 7-5 Sequence Description for Decreasing the Voltage and Increasing the Current 231
Table 7-6 Sequence Description for Decreasing the Current 233
Table 7-7 Sequence Description for Decreasing the Voltage 235
Table 7-8 Sequence Description for Decreasing the Voltage and the Current 237
Table 7-9 Sequence Description for a Sink Requested Power Role Swap 239
Table 7-10 Sequence Description for a Source Requested Power Role Swap 242
Table 7-11 Sequence Description for a GotoMin Current Decrease 245
Table 7-12 Sequence Description for a Source Initiated Hard Reset 247
Table 7-13 Sequence Description for a Sink Initiated Hard Reset 249
Table 7-14 Sequence Description for no change in Current or Voltage 251
Table 7-15 Sequence Description for Fast Role Swap 252
Table 7-16 Sequence Description for Increasing the Programmable Power Supply Voltage 254

Table 7-17 Sequence Description for Decreasing the Programmable Power Supply Voltage 256
Table 7-18 Sequence Description for Changing the Source PDO or APDO 258
Table 7-19 Sequence Description for increasing the Current in PPS mode 260
Table 7-20 Sequence Description for decreasing the Current in PPS mode 262
Table 7-21 Sequence Description for increasing the Current in PPS mode 264
Table 7-22 Source Electrical Parameters 265
Table 7-23 Sink Electrical Parameters 269
Table 7-24 Common Source/Sink Electrical Parameters 270
Table 8-1 Basic Message Flow 278
Table 8-2 Potential issues in Basic Message Flow 279
Table 8-3 Basic Message Flow with CRC failure 280
Table 8-4 Interruptible and Non-interruptible AMS 282
Table 8-5 Steps for a successful Power Negotiation 284
Table 8-6 Steps for a GotoMin Negotiation 287
Table 8-7 Steps for a successful Power Negotiation 289
Table 8-8 Steps for a Soft Reset 292
Table 8-9 Steps for Source initiated Hard Reset 295
Table 8-10 Steps for Sink initiated Hard Reset 298
Table 8-11 Steps for Source initiated Hard Reset – Sink long reset 301
Table 8-12 Steps for a Successful Source Initiated Power Role Swap Sequence 304
Table 8-13 Steps for a Successful Sink Initiated Power Role Swap Sequence 307
Table 8-14 Steps for a Successful Fast Role Swap Sequence 312
Table 8-15 Steps for Data Role Swap, UFP operating as Sink initiates 315
Table 8-16 Steps for Data Role Swap, UFP operating as Source initiates 317
Table 8-17 Steps for Data Role Swap, DFP operating as Source initiates 319
Table 8-18 Steps for Data Role Swap, DFP operating as Sink initiates 321
Table 8-19 Steps for Source to Sink Vconn Source Swap 323
Table 8-20 Steps for Sink to Source Vconn Source Swap 326
Table 8-21 Steps for Source Alert to Sink 329
Table 8-22 Steps for Sink Alert to Source 330
Table 8-23 Steps for a Sink getting Source Status Sequence 331
Table 8-24 Steps for a Source getting Sink Status Sequence 333
Table 8-25 Steps for a Sink getting Source PPS status Sequence 335
Table 8-26 Steps for a Sink getting Source Capabilities Sequence 337
Table 8-27 Steps for a Dual-Role Source getting Dual-Role Sink’s capabilities as a Source Sequence 339
Table 8-28 Steps for a Source getting Sink Capabilities Sequence 341
Table 8-29 Steps for a Dual-Role Sink getting Dual-Role Source capabilities as a Sink Sequence 343
Table 8-30 Steps for a Sink getting Source extended capabilities Sequence 345
Table 8-31 Steps for a Dual-Role Source getting Dual-Role Sink extended capabilities Sequence 347
Table 8-32 Steps for a Sink getting Source Battery capabilities Sequence 349

Table 8-33 Steps for a Source getting Sink Battery capabilities Sequence 351
Table 8-34 Steps for a Sink getting Source Battery status Sequence 353
Table 8-35 Steps for a Source getting Sink Battery status Sequence 355
Table 8-36 Steps for a Source getting Sink's Port Manufacturer Information Sequence..... 357
Table 8-37 Steps for a Source getting Sink's Port Manufacturer Information Sequence..... 359
Table 8-38 Steps for a Source getting Sink's Battery Manufacturer Information Sequence 361
Table 8-39 Steps for a Source getting Sink's Battery Manufacturer Information Sequence 363
Table 8-40 Steps for a Vconn Source getting Sink's Port Manufacturer Information Sequence 365
Table 8-41 Steps for a Source getting Country Codes Sequence 367
Table 8-42 Steps for a Source getting Sink's Country Codes Sequence 369
Table 8-43 Steps for a Vconn Source getting Sink's Country Codes Sequence 371
Table 8-44 Steps for a Source getting Country Information Sequence..... 373
Table 8-45 Steps for a Source getting Sink's Country Information Sequence 375
Table 8-46 Steps for a Vconn Source getting Sink's Country Information Sequence..... 377
Table 8-47 Steps for a Source requesting a security exchange with a Sink Sequence..... 379
Table 8-48 Steps for a Sink requesting a security exchange with a Source Sequence..... 381
Table 8-49 Steps for a Vconn Source requesting a security exchange with a Cable Plug Sequence 383
Table 8-50 Steps for a Source requesting a firmware update exchange with a Sink Sequence 385
Table 8-51 Steps for a Sink requesting a firmware update exchange with a Source Sequence 387
Table 8-52 Steps for a Vconn Source requesting a firmware update exchange with a Cable Plug Sequence 389
Table 8-53 Steps for DFP to UFP Discover Identity..... 391
Table 8-54 Steps for Source Port to Cable Plug Discover Identity 393
Table 8-55 Steps for DFP to Cable Plug Discover Identity..... 395
Table 8-56 Steps for DFP to UFP Enter Mode..... 397
Table 8-57 Steps for DFP to UFP Exit Mode 399
Table 8-58 Steps for DFP to Cable Plug Enter Mode..... 401
Table 8-59 Steps for DFP to Cable Plug Exit Mode 403
Table 8-60 Steps for UFP to DFP Attention..... 405
Table 8-61 Steps for BIST Carrier Mode Test 407
Table 8-62 Steps for BIST Test Data Test..... 409
Table 8-63 Policy Engine States 471
Table 9-1 USB Power Delivery Type Codes 483
Table 9-2 USB Power Delivery Capability Descriptor 483
Table 9-3 Battery Info Capability Descriptor..... 484
Table 9-4 PD Consumer Port Descriptor 485
Table 9-5 PD Provider Port Descriptor 485
Table 9-6 PD Requests..... 486
Table 9-7 PD Request Codes..... 486

Table 9-8 PD Feature Selectors 486
Table 9-9 Battery Status Structure 487
Table 9-10 Battery Wake Mask 488
Table 9-11 Charging Policy Encoding 489
Table 10-1 Considerations for Sources 490
Table 10-2 Normative Voltages and Minimum Currents 491
Table 10-3 Fixed Supply PDO – Source 5V 492
Table 10-4 Fixed Supply PDO – Source 9V 493
Table 10-5 Fixed Supply PDO – Source 15V 493
Table 10-6 Fixed Supply PDO – Source 20V 493
Table 10-7 Programmable Power Supply PDOs and APDOs based on the PDP 494
Table 10-8 Programmable Power Supply Voltage Ranges 494
Table B-1 External power is supplied downstream 500
Table B-2 External power is supplied upstream 503
Table B-3 Giving back power 508
Table C-1 Discover Identity Command request from Initiator Example 518
Table C-2 Discover Identity Command response from Active Cable Responder Example 519
Table C-3 Discover Identity Command response from Hub Responder Example 520
Table C-4 Discover SVIDs Command request from Initiator Example 521
Table C-5 Discover SVIDs Command response from Responder Example 521
Table C-6 Discover Modes Command request from Initiator Example 522
Table C-7 Discover Modes Command response from Responder Example 522
Table C-8 Enter Mode Command request from Initiator Example 523
Table C-9 Enter Mode Command response from Responder Example 524
Table C-10 Enter Mode Command request from Initiator Example 524
Table C-11 Exit Mode Command request from Initiator Example 525
Table C-12 Exit Mode Command response from Responder Example 525
Table C-13 Attention Command request from Initiator Example 526
Table C-14 Attention Command request from Initiator with additional VDO Example 526
Table E-1: Sequence Table for setup of a Fast Role Swap (Hub connected to Power Adapter first) 534
Table E-2 Sequence Table for setup of a Fast Role Swap (Hub connected to Notebook before Power Adapter) 535
Table E-3 Sequence Table for slow Vbus discharge (it discharges after FR_Swap message is sent) 537
Table E-4 Vbus discharges quickly after adapter disconnected. 538

List of Figures

Figure 2-1 Logical Structure of USB Power Delivery Capable Devices 49
Figure 2-2 Example SOP' Communication between VCONN Source and Cable Plug(s) 51
Figure 2-3 USB Power Delivery Communications Stack 58
Figure 2-4 USB Power Delivery Communication Over USB 59
Figure 2-5 High Level Architecture View 60
Figure 5-1 Interpretation of ordered sets 66
Figure 5-2 Transmit Order for Various Sizes of Data 67
Figure 5-3 USB Power Delivery Packet Format 68
Figure 5-4 CRC 32 generation 71
Figure 5-5 Line format of Hard Reset 72
Figure 5-6 Line format of Cable Reset 73
Figure 5-7 BMC Example 74
Figure 5-8 BMC Transmitter Block Diagram 74
Figure 5-9 BMC Receiver Block Diagram 74
Figure 5-10 BMC Encoded Start of Preamble 75
Figure 5-11 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with High-to-Low Last Transition 75
Figure 5-12 Transmitting or Receiving BMC Encoded Frame Terminated by One with High-to-Low Last Transition 75
Figure 5-13 Transmitting or Receiving BMC Encoded Frame Terminated by Zero with Low to High Last Transition 76
Figure 5-14 Transmitting or Receiving BMC Encoded Frame Terminated by One with Low to High Last Transition 76
Figure 5-15 BMC Tx 'ONE' Mask 77
Figure 5-16 BMC Tx 'ZERO' Mask 77
Figure 5-17 BMC Rx 'ONE' Mask when Sourcing Power 79
Figure 5-18 BMC Rx 'ZERO' Mask when Sourcing Power 80
Figure 5-19 BMC Rx 'ONE' Mask when Power neutral 80
Figure 5-20 BMC Rx 'ZERO' Mask when Power neutral 81
Figure 5-21 BMC Rx 'ONE' Mask when Sinking Power 81
Figure 5-22 BMC Rx 'ZERO' Mask when Sinking Power 82
Figure 5-23 Transmitter Load Model for BMC Tx from a Source 83
Figure 5-24 Transmitter Load Model for BMC Tx from a Sink 83
Figure 5-25 Transmitter diagram illustrating zDriver 85
Figure 5-26 Inter-Frame Gap Timings 85
Figure 5-27 Example Multi-Drop Configuration showing two DRPs 87
Figure 5-28 Example Multi-Drop Configuration showing a DFP and UFP 88
Figure 5-29 Test Data Frame 89
Figure 6-1 USB Power Delivery Packet Format including Control Message Payload 90
Figure 6-2 USB Power Delivery Packet Format including Data Message Payload 90
Figure 6-3 USB Power Delivery Packet Format including an Extended Message Header and Payload 90
Figure 6-4 Example Security_Request sequence Unchunked (Chunked bit = 0) 96

Figure 6-5 Example byte transmission for Security_Request Message of Data Size 7 (Chunked bit is set to 0) 96
Figure 6-6 Example byte transmission for Security_Response Message of Data Size 7 (Chunked bit is set to 0) 96
Figure 6-7 Example Security_Request sequence Chunked (Chunked bit = 1) 97
Figure 6-8 Example Security_Request Message of Data Size 7 (Chunked bit set to 1) 97
Figure 6-9 Example Chunk 0 of Security_Response Message of Data Size 30 (Chunked bit set to 1) 98
Figure 6-10 Example byte transmission for a Security_Request Message Chunk request (Chunked bit is set to 1) 98
Figure 6-11 Example Chunk 1 of Security_Response Message of Data Size 30 (Chunked bit set to 1) 98
Figure 6-12 Example Capabilities Message with 2 Power Data Objects 106
Figure 6-13 BIST Message 119
Figure 6-14 Vendor Defined Message 120
Figure 6-15 Discover Identity Command response 125
Figure 6-16 Example Discover SVIDs response with 3 SVIDs 135
Figure 6-17 Example Discover SVIDs response with 4 SVIDs 136
Figure 6-18 Example Discover SVIDs response with 12 SVIDs followed by an empty response 136
Figure 6-19 Example Discover Modes response for a given SVID with 3 Modes 136
Figure 6-20 Successful Enter Mode sequence 137
Figure 6-21 Enter Mode sequence Interrupted by Source Capabilities and then Re-run 138
Figure 6-22 Unsuccessful Enter Mode sequence due to NAK 138
Figure 6-23 Exit Mode sequence 139
Figure 6-24 Attention Command request/response sequence 140
Figure 6-25 Command request/response sequence 140
Figure 6-26 Enter/Exit Mode Process 142
Figure 6-27 Battery_Status Message 143
Figure 6-28 Alert Message 144
Figure 6-29 Get_Country_Info Message 145
Figure 6-30 Source_Capabilities_Extended Message 146
Figure 6-31 SOP Status Message 150
Figure 6-32 SOP'/SOP'' Status Message 152
Figure 6-33 Get_Battery_Cap Message 153
Figure 6-34 Get_Battery_Status Message 153
Figure 6-35 Battery_Capabilities Message 154
Figure 6-36 Get_Manufacturer_Info Message 155
Figure 6-37 Manufacturer_Info Message 155
Figure 6-38 Security_Request Message 156
Figure 6-39 Security_Response Message 156
Figure 6-40 Firmware_Update_Request Message 157
Figure 6-41 Firmware_Update_Response Message 157
Figure 6-42 PPS_Status Message 157
Figure 6-43 Country_Codes Message 158

Figure 6-44 Country_Info Message 158
Figure 6-45 Sink_Capabilities_Extended Message 159
Figure 6-46 Outline of States 179
Figure 6-47 References to states 179
Figure 6-48 Chunking architecture Showing Message and Control Flow 180
Figure 6-49 Chunked Rx State Diagram 181
Figure 6-50 Chunked Tx State Diagram 183
Figure 6-51 Chunked Message Router State Diagram 186
Figure 6-52 Common Protocol Layer Message transmission State Diagram 187
Figure 6-53 Source Protocol Layer Message transmission State Diagram 190
Figure 6-54 Sink Protocol Layer Message transmission State Diagram 191
Figure 6-55 Protocol layer Message reception 192
Figure 6-56 Hard/Cable Reset 194
Figure 7-1 Placement of Source Bulk Capacitance 204
Figure 7-2 Transition Envelope for Positive Voltage Transitions 205
Figure 7-3 Transition Envelope for Negative Voltage Transitions 205
Figure 7-4 PPS Positive Voltage Transitions 207
Figure 7-5 PPS Negative Voltage Transitions 207
Figure 7-6 Expected PPS Ripple Relative to an LSB 208
Figure 7-7 PPS Programmable Voltage and Current Limit 209
Figure 7-8 PPS Programmable Voltage and Current Limit 210
Figure 7-9 Source V_{BUS} and V_{CONN} Response to Hard Reset 211
Figure 7-10 Application of vSrcNew and vSrcValid limits after tSrcReady 213
Figure 7-11 Source Peak Current Overload 214
Figure 7-12 Holdup Time Measurement 215
Figure 7-13 V_{BUS} Power during Fast Role Swap 216
Figure 7-14 V_{BUS} detection and timing during Fast Role Swap, initial V_{BUS} (at new source) > vSafe5V (min). 217
Figure 7-15 V_{BUS} detection and timing during Fast Role Swap, initial V_{BUS} (at new source) < vSafe5V (min). 217
Figure 7-16 Placement of Sink Bulk Capacitance 218
Figure 7-17 Transition Diagram for Increasing the Current 222
Figure 7-18 Transition Diagram for Increasing the Voltage 224
Figure 7-19 Transition Diagram for Increasing the Voltage and Current 226
Figure 7-20 Transition Diagram for Increasing the Voltage and Decreasing the Current 228
Figure 7-21 Transition Diagram for Decreasing the Voltage and Increasing the Current 230
Figure 7-22 Transition Diagram for Decreasing the Current 232
Figure 7-23 Transition Diagram for Decreasing the Voltage 234
Figure 7-24 Transition Diagram for Decreasing the Voltage and the Current 236
Figure 7-25 Transition Diagram for a Sink Requested Power Role Swap 238
Figure 7-26 Transition Diagram for a Source Requested Power Role Swap 241
Figure 7-27 Transition Diagram for a GotoMin Current Decrease 244
Figure 7-28 Transition Diagram for a Source Initiated Hard Reset 246

Figure 7-29 Transition Diagram for a Sink Initiated Hard Reset 248
Figure 7-30 Transition Diagram for no change in Current or Voltage 250
Figure 7-31 Transition Diagram for Fast Role Swap 252
Figure 7-32 Transition Diagram for Increasing the Programmable Power Supply Voltage 254
Figure 7-33 Transition Diagram for Decreasing the Programmable Power Supply Voltage 256
Figure 7-34 Transition Diagram for Changing the Source PDO or APDO 258
Figure 7-35 Transition Diagram for increasing the Current in PPS mode 260
Figure 7-36 Transition Diagram for decreasing the Current in PPS mode 262
Figure 7-37 Transition Diagram for no change in Current or Voltage in PPS mode 264
Figure 8-1 Example of daisy chained displays 276
Figure 8-2 Basic Message Exchange (Successful) 278
Figure 8-3 Basic Message flow indicating possible errors 279
Figure 8-4 Basic Message Flow with Bad CRC followed by a Retry 280
Figure 8-5 Successful Fixed, Variable or Battery Power Negotiation 283
Figure 8-6 Successful GotoMin operation 287
Figure 8-7 PPS Keep Alive 289
Figure 8-8 Soft Reset 292
Figure 8-9 Source initiated Hard Reset 294
Figure 8-10 Sink Initiated Hard Reset 297
Figure 8-11 Source initiated reset - Sink long reset 300
Figure 8-12 Successful Power Role Swap Sequence Initiated by the Source 303
Figure 8-13 Successful Power Role Swap Sequence Initiated by the Sink 307
Figure 8-14 Successful Fast Role Swap Sequence 311
Figure 8-15 Data Role Swap, UFP operating as Sink initiates 315
Figure 8-16 Data Role Swap, UFP operating as Source initiates 317
Figure 8-17 Data Role Swap, DFP operating as Source initiates 319
Figure 8-18 Data Role Swap, DFP operating as Sink initiates 321
Figure 8-19 Source to Sink VCONN Source Swap 323
Figure 8-20 Sink to Source VCONN Source Swap 326
Figure 8-21 Source Alert to Sink 328
Figure 8-22 Sink Alert to Source 330
Figure 8-23 Sink Gets Source Status 331
Figure 8-24 Source Gets Sink Status 333
Figure 8-25 Sink Gets Source PPS Status 335
Figure 8-26 Sink Gets Source’s Capabilities 337
Figure 8-27 Dual-Role Source Gets Dual-Role Sink’s Capabilities as a Source 339
Figure 8-28 Source Gets Sink’s Capabilities 341
Figure 8-29 Dual-Role Sink Gets Dual-Role Source’s Capabilities as a Sink 343
Figure 8-30 Sink Gets Source’s Extended Capabilities 345
Figure 8-31 Dual-Role Source Gets Dual-Role Sink’s Extended Capabilities 347
Figure 8-32 Sink Gets Source’s Battery Capabilities 349

Figure 8-33 Source Gets Sink's Battery Capabilities 351
Figure 8-34 Sink Gets Source's Battery Status 353
Figure 8-35 Source Gets Sink's Battery Status 355
Figure 8-36 Source Gets Sink's Port Manufacturer Information 357
Figure 8-37 Sink Gets Source's Port Manufacturer Information 359
Figure 8-38 Source Gets Sink's Battery Manufacturer Information 361
Figure 8-39 Sink Gets Source's Battery Manufacturer Information 363
Figure 8-40 VCONN Source Gets Cable Plug's Manufacturer Information 365
Figure 8-41 Source Gets Sink's Country Codes 367
Figure 8-42 Sink Gets Source's Country Codes 369
Figure 8-43 VCONN Source Gets Cable Plug's Country Codes 371
Figure 8-44 Source Gets Sink's Country Information 373
Figure 8-45 Sink Gets Source's Country Information 375
Figure 8-46 VCONN Source Gets Cable Plug's Country Information 377
Figure 8-47 Source requests security exchange with Sink 379
Figure 8-48 Sink requests security exchange with Source 381
Figure 8-49 Vconn Source requests security exchange with Cable Plug 383
Figure 8-50 Source requests firmware update exchange with Sink 385
Figure 8-51 Sink requests firmware update exchange with Source 387
Figure 8-52 Vconn Source requests firmware update exchange with Cable Plug 389
Figure 8-53 DFP to UFP Discover Identity 391
Figure 8-54 Source Port to Cable Plug Discover Identity 393
Figure 8-55 DFP to Cable Plug Discover Identity 395
Figure 8-56 DFP to UFP Enter Mode 397
Figure 8-57 DFP to UFP Exit Mode 399
Figure 8-58 DFP to Cable Plug Enter Mode 401
Figure 8-59 DFP to Cable Plug Exit Mode 403
Figure 8-60 UFP to DFP Attention 405
Figure 8-61 BIST Carrier Mode Test 406
Figure 8-62 BIST Test Data Test 408
Figure 8-63 Outline of States 410
Figure 8-64 References to states 410
Figure 8-65 Example of state reference with conditions 411
Figure 8-66 Example of state reference with the same entry and exit 411
Figure 8-67 Source Port Policy Engine State Diagram 412
Figure 8-68 Sink Port State Diagram 417
Figure 8-69 Source Port Soft Reset and Protocol Error State Diagram 421
Figure 8-70 Sink Port Soft Reset and Protocol Error Diagram 422
Figure 8-71 Source Port Not Supported Message State Diagram 423
Figure 8-72 Sink Port Not Supported Message State Diagram 424
Figure 8-73 Source Port Ping State Diagram 425
Figure 8-74 Source Port Source Alert State Diagram 425
Figure 8-75 Sink Port Source Alert State Diagram 425

Figure 8-76 Sink Port Sink Alert State Diagram 426
Figure 8-77 Source Port Sink Alert State Diagram 426
Figure 8-78 Sink Port Get Source Capabilities Extended State Diagram 426
Figure 8-79 Source Give Source Capabilities Extended State Diagram 427
Figure 8-80 Sink Port Get Source Status State Diagram 427
Figure 8-81 Source Give Source Status State Diagram 428
Figure 8-82 Source Port Get Sink Status State Diagram 428
Figure 8-83 Sink Give Sink Status State Diagram 428
Figure 8-84 Sink Port Get Source PPS Status State Diagram 429
Figure 8-85 Source Give Source PPS Status State Diagram 429
Figure 8-86 Get Battery Capabilities State Diagram 430
Figure 8-87 Give Battery Capabilities State Diagram 430
Figure 8-88 Get Battery Status State Diagram 430
Figure 8-89 Give Battery Status State Diagram 431
Figure 8-90 Get Manufacturer Information State Diagram 431
Figure 8-91 Give Manufacturer Information State Diagram 432
Figure 8-92 Get Country Codes State Diagram 432
Figure 8-93 Give Country Codes State Diagram 433
Figure 8-94 Get Country Information State Diagram 433
Figure 8-95 Give Country Information State Diagram 433
Figure 8-96 Send security request State Diagram 434
Figure 8-97 Send security response State Diagram 434
Figure 8-98 Security response received State Diagram 435
Figure 8-99 Send firmware update request State Diagram 435
Figure 8-100 Send firmware update response State Diagram 435
Figure 8-101 Firmware update response received State Diagram 436
Figure 8-102: DFP to UFP Data Role Swap State Diagram 437
Figure 8-103: UFP to DFP Data Role Swap State Diagram 439
Figure 8-104: Dual-Role Port in Source to Sink Power Role Swap State Diagram 441
Figure 8-105: Dual-role Port in Sink to Source Power Role Swap State Diagram 443
Figure 8-106: Dual-Role Port in Source to Sink Fast Role Swap State Diagram 445
Figure 8-107: Dual-role Port in Sink to Source Fast Role Swap State Diagram 447
Figure 8-108 Dual-Role (Source) Get Source Capabilities diagram 449
Figure 8-109 Dual-Role (Source) Give Sink Capabilities diagram 449
Figure 8-110 Dual-Role (Sink) Get Sink Capabilities State Diagram 449
Figure 8-111 Dual-Role (Sink) Give Source Capabilities State Diagram 450
Figure 8-112 Dual-Role (Source) Get Source Capabilities Extended State Diagram 450
Figure 8-113 Dual-Role (Source) Give Sink Capabilities diagram 451
Figure 8-114 VCONN Swap State Diagram 451
Figure 8-115 Initiator to Port VDM Discover Identity State Diagram 454
Figure 8-116 Initiator VDM Discover SVIDs State Diagram 455
Figure 8-117 Initiator VDM Discover Modes State Diagram 456
Figure 8-118 Initiator VDM Attention State Diagram 457

Figure 8-119 Responder Structured VDM Discover Identity State Diagram 457
Figure 8-120 Responder Structured VDM Discover SVIDs State Diagram 458
Figure 8-121 Responder Structured VDM Discover Modes State Diagram 459
Figure 8-122 Receiving a Structured VDM Attention State Diagram 460
Figure 8-123 DFP VDM Mode Entry State Diagram 460
Figure 8-124 DFP VDM Mode Exit State Diagram 461
Figure 8-125 UFP Structured VDM Enter Mode State Diagram 462
Figure 8-126 UFP Structured VDM Exit Mode State Diagram 463
Figure 8-127 Cable Ready VDM State Diagram 464
Figure 8-128 Cable Plug Soft Reset State Diagram 464
Figure 8-129 Cable Plug Hard Reset State Diagram 465
Figure 8-130 VCONN Source Soft Reset or Cable Reset of a Cable Plug State Diagram 465
Figure 8-131 Source Startup Structured VDM Discover Identity State Diagram 466
Figure 8-132 Cable Plug Structured VDM Enter Mode State Diagram 468
Figure 8-133 Cable Plug Structured VDM Exit Mode State Diagram 469
Figure 8-134 BIST Carrier Mode State Diagram 470
Figure 9-1 Example PD Topology 477
Figure 9-2 Mapping of PD Topology to USB 478
Figure 9-3 USB Attached to USB Powered State Transition 479
Figure 9-4 Any USB State to USB Attached State Transition (When operating as a Consumer) 479
Figure 9-5 Any USB State to USB Attached State Transition (When operating as a Provider) 480
Figure 9-6 Any USB State to USB Attached State Transition (After a USB Type-C Data Role Swap) 480
Figure 9-7 Software stack on a PD aware OS 481
Figure 9-8 Enumeration of a PDUSB Device 482
Figure 10-1 Source Power Rule Illustration 491
Figure 10-2 Source Power Rule Example 492
Figure B-1 External Power supplied downstream 499
Figure B-2 External Power supplied upstream 502
Figure B-3 Giving Back Power 508
Figure D-1 Circuit Block of BMC Finite Difference Receiver 527
Figure D-2 BMC AC and DC noise from VBUS at Power Sink 528
Figure D-3 Sample BMC Signals (a) without *[USB 2.0]* SE0 Noise (b) with *[USB 2.0]* SE0 Noise 528
Figure D-4 Scaled BMC Signal Derivative with 50ns Sampling Rate 529
Figure D-5 BMC Signal and Finite Difference Output with Various Time Steps 529
Figure D-6 Output of Finite Difference in dash line and Edge Detector in solid line 530
Figure D-7 Noise Zone and Detect Zone of BMC Receiver 530
Figure D-8 Circuit Block of BMC Subtraction Receiver 531
Figure D-9 (a) Output of LPF1 and LPF2 (b) Subtraction of LPF1 and LPF2 Output 531
Figure D-10 Output of the BMC LPF1 in blue dash curve and the Subtractor in red solid curve 531

Figure E-1 Example FRS Capable System 532
Figure E-2 Slow V_{BUS} Discharge..... 533
Figure E-3 Fast V_{BUS} Discharge 534
Figure E-4 Sequence Diagram for slow V_{BUS} discharge (it discharges after FR_Swap message is sent)..... 537

1 Introduction

USB has evolved from a data interface capable of supplying limited power to a primary provider of power with a data interface. Today many devices charge or get their power from USB ports contained in laptops, cars, aircraft or even wall sockets. USB has become a ubiquitous power socket for many small devices such as cell phones, MP3 players and other hand-held devices. Users need USB to fulfill their requirements not only in terms of data but also to provide power to, or charge, their devices simply, often without the need to load a driver, in order to carry out “traditional” USB functions.

There are however, still many devices which either require an additional power connection to the wall, or exceed the USB rated current in order to operate. Increasingly, international regulations require better energy management due to ecological and practical concerns relating to the availability of power. Regulations limit the amount of power available from the wall which has led to a pressing need to optimize power usage. The USB Power Delivery Specification has the potential to minimize waste as it becomes a standard for charging devices that are not satisfied by ***[USBBC 1.2]***.

Wider usage of wireless solutions is an attempt to remove data cabling but the need for “tethered” charging remains. In addition, industrial design requirements drive wired connectivity to do much more over the same connector.

USB Power Delivery is designed to enable the maximum functionality of USB by providing more flexible power delivery along with data over a single cable. Its aim is to operate with and build on the existing USB ecosystem; increasing power levels from existing USB standards, for example Battery Charging, enabling new higher power use cases such as USB powered Hard Disk Drives (HDDs) and printers.

With USB Power Delivery the power direction is no longer fixed. This enables the product with the power (Host or Peripheral) to provide the power. For example, a display with a supply from the wall can power, or charge, a laptop. Alternatively, USB power bricks or chargers are able to supply power to laptops and other battery powered devices through their, traditionally power providing, USB ports.

USB Power Delivery enables hubs to become the means to optimize power management across multiple peripherals by allowing each device to take only the power it requires, and to get more power when required for a given application. For example, battery powered devices can get increased charging current and then give it back temporarily when the user’s HDD requires spinning up. ***Optionally*** the hubs can communicate with the PC to enable even more intelligent and flexible management of power either automatically or with some level of user intervention.

USB Power Delivery allows Low Power cases such as headsets to negotiate for only the power they require. This provides a simple solution that enables USB devices to operate at their optimal power levels.

The Power Delivery Specification, in addition to providing mechanisms to negotiate power also can be used as a side-band channel for standard and vendor defined messaging. Power Delivery enables alternative modes of operation by providing the mechanisms to discover, enter and exit Alternate Modes. The specification also enables discovery of cable capabilities such as supported speeds and current levels.

1.1 Overview

This specification defines how USB Devices can negotiate for more current and/or higher or lower voltages over the USB cable (using the USB Type-C CC wire as the communications channel) than are defined in the ***[USB 2.0]***, ***[USB 3.2]***, ***[USB Type-C 1.3]*** or ***[USBBC 1.2]*** specifications. It allows Devices with greater power requirements than can be met with today’s specification to get the power they require to operate from V_{BUS} and negotiate with external power sources (e.g. Wall Warts). In addition, it allows a Source and Sink to swap power roles such that a Device could supply power to the Host. For example, a display could supply power to a notebook to charge its battery.

The USB Power Delivery Specification is guided by the following principles:

- Works seamlessly with legacy USB Devices
- Compatible with existing spec-compliant USB cables
- Minimizes potential damage from non-compliant cables (e.g. ‘Y’ cables etc.)
- Optimized for low-cost implementations

This specification defines mechanisms to discover, enter and exit Modes defined either by a standard or by a particular vendor. These Modes can be supported either by the Port Partner or by a cable connecting the two Port Partners.
The specification defines mechanisms to discover the capabilities of cables which can communicate using Power Delivery.
This specification adds a mechanism to swap the data roles such that the upstream facing Port becomes the downstream facing Port and vice versa. It also enables a swap of the end supplying V_{CONN} to a powered cable.
To facilitate optimum charging, the specification defines two mechanisms a USB Charger can advertise for the Device to use:

1. A list of fixed voltages each with a maximum current. The Device selects a voltage and current from the list. This is the traditional model used by Devices that use internal electronics to manage the charging of their battery including modifying the voltage and current actually supplied to the battery. The side-effect of this model is that the charging circuitry generates heat that may be problematic for small form factor devices.
2. A list of programmable voltage ranges each with a maximum current (PPS). The Device requests a voltage (in 20 mV increments) that is within the advertised range and a maximum current. The USB Charger delivers the requested voltage until the maximum current is reached at which time the USB charger reduces its output voltage so as not to supply more than the requested maximum current. During the high current portion of the charge cycle, the USB Charger can be directly connected (through an appropriate safety device) to the battery. This model is used by Devices that want to minimize the thermal impact of their internal charging circuitry.

1.2 Purpose

The USB Power Delivery specification defines a power delivery system covering all elements of a USB system including: Hosts, Devices, Hubs, Chargers and cable assemblies. This specification describes the architecture, protocols, power supply behavior, connectors and cabling necessary for managing power delivery over USB at up to 100W. This specification is intended to be fully compatible and extend the existing USB infrastructure. It is intended that this specification will allow system OEMs, power supply and peripheral developers adequate flexibility for product versatility and market differentiation without losing backwards compatibility.
USB Power Delivery is designed to operate independently of the existing USB bus defined mechanisms used to negotiate power which are:

- ***[USB 2.0]***, ***[USB 3.2]*** in band requests for high power interfaces.
- ***[USBBC 1.2]*** mechanisms for supplying higher power (not mandated by this specification).
- ***[USB Type-C 1.3]*** mechanisms for supplying higher power

Initial operating conditions remain the USB Default Operation as defined in ***[USB 2.0]***, ***[USB 3.2]***, ***[USB Type-C 1.3]*** or ***[USBBC 1.2]***.

- The DFP sources ***vSafe5V*** over V_{BUS}.
- The UFP consumes power from V_{BUS}.

1.3 Scope

This specification is intended as an extension to the existing ***[USB 2.0]***, ***[USB 3.2]***, ***[USB Type-C 1.3]*** and ***[USBBC 1.2]*** specifications. It addresses only the elements required to implement USB Power Delivery. It is targeted at power supply vendors, manufacturers of ***[USB 2.0]***, ***[USB 3.2]***, ***[USB Type-C 1.3]*** and ***[USBBC 1.2]*** Platforms, Devices and cable assemblies.
Normative information is provided to allow interoperability of components designed to this specification. Informative information, when provided, illustrates possible design implementation.

1.4 Conventions

1.4.1 Precedence

If there is a conflict between text, figures, and tables, the precedence ***Shall*** be tables, figures, and then text.