

IEEE Standard Test Access Port and Boundary-Scan Architecture

Sponsor
**Test Technology Standards Committee
of the
IEEE Computer Society**

Approved February 15, 1990
IEEE Standards Board

Approved June 17, 1993
IEEE Standards Board

Abstract: Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards.

Keywords: boundary-scan, boundary-scan register, circuit boards, circuitry, printed circuit boards, test ports

The Institute of Electrical and Electronics Engineers, Inc.

345 East 47th Street, New York, NY 10017-2394, USA

Copyright © 1993 by the Institute of Electrical and Electronics Engineers, Inc.

All rights reserved. Published 1993. Printed in the United States of America

ISBN 1-55937-350-4

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

IEEE Standards documents are developed within the Technical Committees of the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Board. Members of the committees serve voluntarily and without compensation. They are not necessarily members of the Institute. The standards developed within IEEE represent a consensus of the broad expertise on the subject within the Institute as well as those activities outside of IEEE that have expressed an interest in participating in the development of the standard.

Use of an IEEE Standard is wholly voluntary. The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard. Every IEEE Standard is subjected to review at least every five years for revision or reaffirmation. When a document is more than five years old and has not been reaffirmed, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE Standard.

Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affiliation with IEEE. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate action to prepare appropriate responses. Since IEEE Standards represent a consensus of all concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason IEEE and the members of its technical committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments on standards and requests for interpretations should be addressed to:

Secretary, IEEE Standards Board
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
USA

IEEE Standards documents are adopted by the Institute of Electrical and Electronics Engineers without regard to whether their adoption may involve patents on articles, materials, or processes. Such adoption does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the standards documents.

Foreword

(This foreword is not a part of IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture.)

This standard defines a test access port and boundary-scan architecture for digital integrated circuits and for the digital portions of mixed analog/digital integrated circuits. The facilities defined by the standard seek to provide a solution to the problem of testing assembled printed circuit boards and other products based on highly complex digital integrated circuits and high-density surface-mounting assembly techniques. They also provide a means of accessing and controlling design-for-test features built into the digital integrated circuits themselves. Such features might, for example, include internal scan paths and self-test functions as well as other features intended to support service applications in the assembled product.

Development of IEEE Standard Test Access Port and Boundary-Scan Architecture

The process of developing this standard began in 1985 when the Joint European Test Action Group (JETAG) was formed in Europe. During 1986, this group expanded to include members from both Europe and North America and, as a result, was renamed the Joint Test Action Group (JTAG). Between 1986 and 1988, the JTAG Technical Subcommittee developed and published a series of proposals for a standardized form of boundary-scan. In 1988, the last of these proposals—JTAG Version 2.0—was offered to the IEEE Testability Bus Standards Committee (P1149) for inclusion in the standard then under development. The Testability Bus Standards Committee accepted this approach. It decided that the JTAG proposal should become the basis of a standard within the Testability Bus family, with the result that the P1149.1 project was initiated. Following these decisions, the JTAG Technical Subcommittee became the core of the IEEE Working Group that developed this standard.

Between 1985 and approval on February 15, 1990, many individuals made valuable contributions to the development of this standard. At the time of approval of this standard, the members of the working group were:

Colin M. Maunder (*chair and editor*)
Rodham E. Tulloss, *Vice Chair*

Dilip K. Bhavsar
Vassilios Gerousis
Grady L. Giles
Charles L. Hudson
Curtis Jensen
Dirk van de Lagemaat

Patrick F. McHugh
Johann Maierhofer
Math N. M. Muris
Dieter Ohnesorge
Stig Oresjo

Gordon D. Robinson
Robert J. Russell
William H. Smith
Michael Tchou
Lee Whetsel
Thomas W. Williams

These people were supported by many other individuals from many different organizations who contributed time, administrative effort, and technical suggestions.

In particular, the working group wishes to acknowledge the contributions made by the following individuals:

LaNae Avra
Paul Bardell
Frans P. M. Beenker
Harry Bleeker
William C. Bruce
Ray Chapman
Peter Fleming
Walter Ghisler
Najmi Jarwala

Matthias Kaufmann
William McAnney
Bruno Mueller
Paul Ocampo
Anwar Osseyran
Kenneth P. Parker
Michel Parot
David Richards
Derek Roskell

David L. Rutledge
Wim Sauerwald
Erwin Trischler
Jon L. Turino
Chantal Vivier
R.G. Walther
H. Whittemore
Chi W. Yau
Mark Zagorin

The following people were on the balloting committee that approved this standard for submission to the IEEE Standards Board:

H. Gordon Adshead	Scott Davidson	Daniel Hu
Paul Akins	Vincent T. DeBuono	Andy Huang
Charles B. Albert	Bulent I. Dervisoglu	Charles Hudson
David Alley	Douglas Daskocil	Robert Hum
Anthony P. Ambler	Samuel Duncan	Axel Hunger
Allan H. Anderson	L. G. Egan	Phu Huynh
Kenneth Anderson	Samy El-Guebaly	Najmi Jarwala
Richard J. Andreano	Yacoub M. El-ziq	Curtis Jensen
Jack H. Arabian	Steven Elkind	William A. Johnson
Elmer Arment	Chris Ellingham	Edward M. Johnston
Dave Armstrong	Ado Erdal	Nick Kanopoulos
William D. Atwell, Jr.	John D. Evans	William L. Keiner
Chris B. Bagge	John M. Ewalt	Brian A. Kelley
William A. Baker	Patrick Fasang	Randy J. Kelsey
Paul H. Bardell	Erik L. Feldman	Javad Khakbaz
Robert W. Bassett	R. Scott Fetherston	Robert B. Kieffer
Frans P.M. Beenker	Kenneth W. Fisher	L. Kilroy
Steven Bennett	Peter Fleming	Charles R. Kime
R.G. Bennetts	Andrew Flint	Larry Kinney
Prashant Bhangui	Stephen Forde	William M. Klein
Christophe Bianchi	Ernest E. Forster	Frances Koo
Sol L. Black	Irving B. Frank	Roger Kozlowski
John Blecha	Andrew Fraser	Bruce P. Kraemer
Harry Bleeker	Vassilios Gerousis	Gunter T. Krampfl
Paul Breedlove	Grady L. Giles	Gerd Kruger
Melvin Breuer	M. Gisborne	Steven Ladd
Alan L. Bridges	Prabhu Goel	Lak Ming Lam
David Brown	Festus Gail Gray	David L. Landis
William C. Bruce, Jr.	D. Greenwood	Thomas L. Langford II
Patrick H. Buffet	Terence Gregory	Bjorn Larsen
Philip Bullinger	David H. Grimm	Johnny LeBlanc
Mike Bullock	Edward B. Hakim	Robert Ledbetter
James C. Bussert	John S. Haluska	Ben H. Lee
Barry Caldwell	Marius Hancu	Raymond M. Lee
Gregory Callahan	Jeff Hansen	Wha-Joon Lee
Bruce Campbell	Peter L. Hansen	Duane G. Leet
John C. Caporal	Fred Harrison	Robert Lester
William Carney	Richard Hartman	Antonio Lioy
Ralph Cavin	Vance Harwood	Robert Lipp
Eduard Cerny	Wallace B. Harwood III	Gordon G. Liu
R. Chandramouli	Tord Haulin	Ulrich Ludemann
Hung Chang	John P. Hayes	Bruce H. Luhrs
Ray Chapman	Charles Hefner	Burt Magen
Wilton R. Chiles	Christian G. Heiter	Kenneth D. Mandl
Peter Claydon	Richard Hennessy	Michael Marhoefer
Melvin I. Cohen	Scott Herrington	James K. Mathewes, Jr.
Arthur M. Concouvtis	William J. Hery	Colin M. Maunder
Nigel Crawley	Peter W. Hibson	Solomon Max
R.S. Crowley	Jack Hilibrand	Peter Maxwell
Les Crudele	Jim Homer	John C. McCann
Christo Da Costa	Lee F. Horney II	Patrick F. McHugh

Larry McNaughton
Earl J. Meiers
John Mick
Brent Miller
Jose M. Miranda
Maurice Mohr
Edward J. Moran
Larry Moran
Hussein T. Mouftah
John Moynihan
Shridhar K. Mukund
Math N. M. Muris
Brian T. Murray
Benoit Nadeau-Dostie
Joseph J. Nahas
Lori R. Nelson
Huan T. Nguyen
Van Minh Nguyen
Tom O'Rourke
Paul Ocampo
Dieter Ohnesorge
Wayne Olson
Calvin M. Osborne
A. Osseyran
Kenneth P. Parker
Michel Parot
Daniel Payne
James Pennell
Herman H. Plott
Kenneth E. Posse
Theo J. Powell
Paolo Prinetto
Lawrence Prucha
Jeffrey R. Quay

Edward Ramirez
Mark L. Rapiet
Shishpal Rawat
David J. Richards
Gordon D. Robinson
Lorin Rocks
Robert J. Rodio
Raul Rodriquez
Herman Roopchand
Barry C. Rosales
Derek Roskell
Craig G. Ross, Jr.
Ashim Roy
Robert J. Russell
William E. Russell, Jr.
Sergiu Samuel
Yvon Savaria
Robert S. Schamis
James E. Scharf
Bengt-Olaf Schneider
Teresa M. Schofield
Micaela Serra
Ravi Shankar
Simon J. Shaw
Jacob Shuker
David M. Siefert
Eric Skuldt
William J. Smerek
Jeffrey N. Smith
William H. Smith
Arun Somani
Fabio Somenzi
David Stannard
James H. Stewart
William Sullivan

Jacques Tazartes
Michael Tchou
Lluís Teres
Jacques Tete
David W. Thompson
Cihan Tinaztepe
Jack Trautman
Paul C. Tremoulet
Erwin Trischler
Joseph G. Tront
Li-Ching Tsai
Rod Tulloss
Jon Turino
Mark E. Turner
Dirk van de Lagemaat
James Van Derwiele
Ronald P. van Riessen
E. Velez
Rudolf E. Vogeli
Zvonko Vranesic
Ronald Wadsack
Malcolm R. Wallace
Bernath Walter
Mats Warne
J. Richard Weger
Lee Whetsel
Harry Whittemore
James Whitten
Brian R. Wilkins
Arthur Willging
T.W. Williams
William J. Wolf
Chi W. Yau
Guenther Zwiehoff

When the IEEE Standards Board approved this standard February 15, 1990, it had the following membership:

Marco W. Migliaro, *Chair*
James M. Daly, *Vice Chair*
Andrew G. Salem, *Secretary*

Dennis Bodson
Paul L. Borrill
Fletcher J. Buckley
Allen L. Clapp
Stephen R. Dillon
Donald C. Fleckenstein
Jay Forster *

Thomas L. Hannan
Kenneth D. Hendrix
John W. Horch
Joseph L. Koepfinger *
Michael A. Lawler
Donald J. Loughry
John E. May, Jr.
Lawrence V. McCall

L. Bruce McClung
Donald T. Michael *
Stig Nilsson
Roy T. Oishi
Gary S. Robinson
Terrance R. Whittemore
Donald W. Zipse

* Member Emeritus

Mary Lynne Nielsen
IEEE Standards Project Editor

Foreword to IEEE Std 1149.1a

(This foreword is not a part of IEEE Std 1149.1-1990 , IEEE Standard Test Access Port and Boundary-Scan Architecture.)

This supplement to IEEE Std 1149.1-1990 contains corrections, clarifications, and enhancements.

Corrections

Corrections are provided for errors located as a result of interaction between the developers and users of IEEE Std 1149.1-1990.

Clarifications

Interaction between developers and users of IEEE Std 1149.1-1990 highlighted parts of the original text (mostly, the descriptive material) that were ambiguous or insufficiently clear. This supplement provides clarifications that, it is hoped, will assist future users in implementing the standard.

Enhancements

Two enhancements have been made to the features defined by IEEE Std 1149.1-1990.

First, two new optional instructions have been defined—*CLAMP* and *HIGHZ*. These specifications standardize instructions that were often implemented as design-specific features on early commercial integrated circuits that claimed conformance to IEEE Std 1149.1-1990 . The provision of standard instruction names and corresponding specifications will assist in the development of design and test tools that can automatically exploit the existence of the relevant functionality.

Second, an option has been provided to switch a component from a mode in which it complies to IEEE Std 1149.1 into one in which it supports another design-for-test approach (e.g., level-sensitive scan-design for stand-alone component testing).

To assist readers already familiar with IEEE Std 1149.1-1990, paragraphs that contain changes are marked by margin bars in this supplement.

Development of This Supplement

The effort to develop this supplement was begun by the IEEE 1149.1 Working Group immediately following approval and publication of IEEE Std 1149.1-1990.

Between May 1990 and approval of this supplement on June 17, 1993, many individuals made valuable contributions. Particular thanks are due to:

Colin M. Maunder (*chair (1990) and vice-chair (1991)*)
Rodham E. Tulloss (*vice-chair (1990) and chair (1991, 1992)*)
Dirk van de Lagemaat (*vice-chair (Europe, 1992, 1993)*)

Several individuals joined the working group as development work progressed, reflecting the growing use of IEEE Std 1149.1-1990 by industry. At the time of approval of IEEE Std 1149.1a-1993, the members of the working group were:

Najmi Jarwala, *Chair*
John Andrews (*vice-chair (North America)*)
Math N. M. Muris (*vice-chair (Europe)*)

Dilip K. Bhavsar
Harry Bleeker
Terry Borroz
Bernhard Geisberger
Grady L. Giles
Peter L. Hansen
Adam W. Ley

Colin M. Maunder (editor)
Patrick F. McHugh
Dieter Ohnesorge
Stig Oresjo
Kenneth P. Parker
Michel Parot

Gordon D. Robinson
Markus Robinson
Robert J. Russell
Rodham E. Tulloss
Dirk van de Lagemaat
Lee Whetsel
T. W. Williams

The following persons were on the balloting committee:

Gerald F. Adams	B. Kaminska	Calvin M. Osborne
Gordon Adshead	Nick Kanopoulos	Krishnan Palaniswami
Robert Aitken	Jake Karrfalt	Chris Papachristou
John Andrews	David C. Keezer	Kenneth P. Parker
William Atwell	Satish Keshava	Michel Parot
Chris Bagge	Russ Kneupper	Michael Paulson
Behrooz Bandall	Kevin Kornegay	Bruce Peterson
Paul Bardell	Roger Kozlowski	Kenneth Posse
James Beausang	Gunter Krampfl	Paolo Prinetto
Elizabeth Benedict	Thomas Kropf	Lawrence Prucha
R. G. Bennetts	Gerd Kruger	Jeffrey Quay
Dilip K. Bhavsar	Thomas M. Kurihara	Rochit Rajsuman
Sol Black	Steven K. Ladd	Edward P. Ratazzi
Harry Bleeker	Dirk van de Lagemaat	Shishpal Rawat
Federico Bonzanigo	David Landis	Gordon D. Robinson
Melvin Breuer	Bjorn B. Larsen	Derek Roskell
Alan Bridges	Robert Ledbetter	Ashim Roy
Bill Bruce	Wha-Joon Lee	Robert J. Russell
Barry C. Bucher	Raymond Lee	Sergiu Samuel
Michael L. Bushnell	Yann-Hang Lee	Cayetano Sanchez
Terence Chan	Jasopin Lee	Dana Schow
R. Chandramouli	Regis Leveugle	Lori E. Schramm
Kedong Chao	Marc Levitt	Richard M. Sedmak
Tony Cheng	Adam W. Ley	Ashok K. Sharma
Wilton Chiles	Chih-Jen Lin	Raj Sharma
John Chin	Antonio Lioy	Pradip K. Skimani
Michael Collins	Dan Loocke	William H. Smith
R. Dandapani	G. Lousberg	Mani Soma
Michael Donahue	Hede Ma	Arun Somani
David G. Edwards	Rafic Makki	Pradip K. Srimani
Leo G. Egan	R. A. Mansfield	Bret A. Stewart
Chris Ellingham	David Marquart	William Sullivan
Peter Fleming	Colin M. Maunder	Xiaoling Sun
Vassilios Gerousis	Patrick F. McHugh	Carlos Terrer
N. Gianbiasi	David E. Medina	Jacques Tete
Grady L. Giles	Earl Meiers	Cihan Tinaztepe
Steven Gonet	Michael Menovich	Mike Topsakal
A. J. van de Goor	Donald Merlino	Rodham E. Tulloss
Dong S. Ha	Joseph A. Mielke	Jon L. Turino
Peter L. Hansen	Zeljko Miksic	James Vanderwiele
Vance Harwood	Richard Miller	Tom Volpe
Abu Hassan	Steven D. Millman	Russell J. Wagner
Kazumi Hatayama	Yinghua Min	K. D. Wagner
Tord Haulin	John Moynihan	Malcolm Wallace
Wei-Cheng Her	Tom Munns	Gary Wang
David Hickey	Math N. M. Muris	Allen Warren
Hezi Himelfarb	Prawat Nagvajara	Thomas J. Wey
Chuck Hudson	Zainalabedin Navabi	Lee Whetsel
Axel Hunger	Roy H. Nesson	Harry Whittemore
Masaaki Inadachi	Arnold Nordsieck	Brian Wilkins
Neal Jaarsma	Jim O'Reilly	David M. Wu
Kamran Jamal	Paul Ocampo	Cheng-Wen Wu
Najmi Jarwala	Dieter Ohnesorge	Stephen Yurash
Curtis Jensen	Folusho Oladeinde	Farzad Zarrinfar
Carl Kagy	Stig Oresjo	Guenther Zwiehoff

When the IEEE Standards Board approved this standard on June 17, 1993, it had the following membership:

Wallace S. Read, *Chair*
Donald C. Loughry, *Vice Chair*
Andrew G. Salem, *Secretary*

Gilles A. Bari
Jose A. Berrios de la Paz
Clyde R. Camp
Donald C. Fleckenstein
Jay Forster *
David F. Franklin
Ramiro Garcia
Donald N. Heirman

Jim Isaak
Ben C. Johnson
Walter J. Karplus
Lorraine C. Kevra
E. G. "Al" Kiener
Ivor N. Knight
Joseph L. Koepfinger *
D. N. "Jim" Logothetis

Don T. Michael *
Marco W. Migliaro
L. John Rankine
Arthur K. Reilly
Ronald H. Reimer
Gary S. Robinson
Leonard L. Tripp
Donald W. Zipse

* Member Emeritus

Also included are the following nonvoting IEEE Standards Board liaisons:

Satish K. Aggarwal
James Beall

Richard B. Engelman

David E. Soffrin
Stanley I. Warshaw

Mary Lynne Nielsen
IEEE Standards Project Editor

CLAUSE	PAGE
1. Introduction	1
1.1 Background Reading	1
1.2 An Overview of the Operation of IEEE Std 1149.1	1
1.3 The Use of IEEE Std 1149.1 to Test an Assembled Product	2
1.4 The Use of IEEE Std 1149.1 to Achieve Other Test Goals	5
2. General Information	5
2.1 Document Outline	5
2.2 Conventions	6
2.3 Definitions	6
2.4 References	9
3. The Test Access Port (TAP)	9
3.1 Connections That Form the Test Access Port (TAP)	9
3.2 The Test Clock Input—TCK	9
3.3 The Test Mode Select Input—TMS	10
3.4 The Test Data Input—TDI	11
3.5 The Test Data Output—TDO	11
3.6 The Test Reset Input—TRST*	12
3.7 Interconnection of Components Compatible With This Standard	13
3.8 Subordination of This Standard Within a Higher Level Test Strategy	14
4. Test Logic Architecture	15
4.1 Test Logic Design	16
4.2 Test Logic Realization	17
5. The TAP Controller	18
5.1 TAP Controller State Diagram	18
5.2 TAP Controller Operation	23
5.3 TAP Controller Initialization	31
6. The Instruction Register	32
6.1 Design and Construction of the Instruction Register	32
6.2 Instruction Register Operation	33
7. Instructions	35
7.1 Response of the Test Logic to Instructions	35
7.2 Public Instructions	36
7.3 Private Instructions	37
7.4 The <i>BYPASS</i> Instruction	37
7.5 Boundary-Scan Register Instructions	38
7.6 The <i>SAMPLE/PRELOAD</i> Instruction	42
7.7 The <i>EXTEST</i> Instruction	43
7.8 The <i>INTEST</i> Instruction	48
7.9 The <i>RUNBIST</i> Instruction	52

CLAUSE	PAGE
7.10 The <i>CLAMP</i> Instruction	54
7.11 Device Identification Register Instructions.....	55
7.12 The <i>IDCODE</i> Instruction	55
7.13 The <i>USERCODE</i> Instruction	56
7.14 The <i>HIGHZ</i> Instruction	57
8. Test Data Registers	58
8.1 Provision of Test Data Registers.....	59
8.2 Design and Construction of Test Data Registers	61
8.3 Test Data Register Operation.....	62
9. The Bypass Register.....	64
9.1 Design and Operation of the Bypass Register.....	64
10. The Boundary-Scan Register	65
10.1 Introduction to This Chapter	66
10.2 Register Design	70
10.3 Register Operation	72
10.4 General Rules Regarding Cell Provision	73
10.5 Provision and Operation of Cells at System Logic Inputs	76
10.6 Provision and Operation of Cells at System Logic Outputs	84
10.7 Bidirectional Signals	99
10.8 Redundant Cells	104
10.9 Special Cases.....	105
11. The Device Identification Register	107
11.1 Design and Operation of the Device Identification Register	108
11.2 Manufacturer Identity Code	110
11.3 Part-Number Code	111
11.4 Version Code.....	111
12. Conformance and Documentation Requirements	111
12.1 Claiming Conformance to This Standard.....	111
12.2 Prime and Second Source Components	112
12.3 Documentation Requirements.....	113
Annex A An Example Implementation Using Level-Sensitive Design Techniques (Informative).....	116

IEEE Standard Test Access Port and Boundary-Scan Architecture

1. Introduction

This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to:

- testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate;
- testing the integrated circuit itself; and
- observing or modifying circuit activity during the component's normal operation.

The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).

1.1 Background Reading

Persons who are not familiar with scan test and self-test techniques for digital electronic circuits may find it helpful to consult the following publications prior to reading this standard:

- AGRAWAL, V.D. and SETH, S.C., *Test generation for VLSI chips*, IEEE Computer Society Press, 1988.
- BENNETTS, R.G., *Design of testable logic circuits*, Addison-Wesley, 1984.
- EICHELBERGER, E.B. and WILLIAMS, T.W., A logic design structure for LSI testability, *Journal of Design Automation and Fault-Tolerant Computing*, vol. 2, no. 2, May 1978, pp. 165–178.
- KONEMANN, B. et al., Built-in logic block observation techniques, *Proceedings of the IEEE Test Conference*, IEEE Computer Society Press, 1979, pp. 37–41.
- MICZO, A., *Digital logic testing and simulation*, Harper & Row, 1986.

1.2 An Overview of the Operation of IEEE Std 1149.1

This clause provides a general overview of the operation of a component compatible with this standard and provides a background to the detailed discussion in later chapters.

The circuitry defined by this standard allows test instructions and associated test data to be fed into a component and, subsequently, allows the results of execution of such instructions to be read out. All information (instructions, test data, and test results) is communicated in a serial format.