

IEEE Standard for Fault Accounting and Coverage Reporting (FACR) for Digital Modules

IEEE Computer Society

Sponsored by the
Test Technology Standards Committee

IEEE Standard for Fault Accounting and Coverage Reporting (FACR) for Digital Modules

Sponsor

Test Technology Standards Committee
of the
IEEE Computer Society

Approved 6 December 2017

IEEE-SA Standards Board

Abstract: Aspects of fault models as they are relevant to the generation of test patterns for digital circuits are formalized in this standard. Fault counting, fault classification, and fault coverage reporting across different automatic test pattern generation (ATPG) tools, for the single stuck-at fault model are included in the scope. It shall be incumbent for fault coverage to be reported in a uniform way on all ATPG tools (that comply with this standard). The generation of a uniform coverage (and, hence, a uniform test quality) metric for large chips [including systems-on-chips (SOCs)] with different cores and modules for which test patterns have been independently generated will be facilitated by this standard.

Keywords: ATPG, fault models, fault simulation, IEEE 1804™, semiconductor testing, stuck-at faults, test coverage

The Institute of Electrical and Electronics Engineers, Inc.
3 Park Avenue, New York, NY 10016-5997, USA

Copyright © 2018 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved. Published 28 February 2018. Printed in the United States of America.

IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by The Institute of Electrical and Electronics Engineers, Incorporated.

PDF: ISBN 978-1-5044-4317-3 STD22771
Print: ISBN 978-1-5044-4318-0 STDPD22771

IEEE prohibits discrimination, harassment, and bullying.

For more information, visit <http://www.ieee.org/web/aboutus/whatis/policies/p9-26.html>.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

Important Notices and Disclaimers Concerning IEEE Standards Documents

IEEE documents are made available for use subject to important notices and legal disclaimers. These notices and disclaimers, or a reference to this page, appear in all standards and may be found under the heading “Important Notices and Disclaimers Concerning IEEE Standards Documents.” They can also be obtained on request from IEEE or viewed at <http://standards.ieee.org/IPR/disclaimers.html>.

Notice and Disclaimer of Liability Concerning the Use of IEEE Standards Documents

IEEE Standards documents (standards, recommended practices, and guides), both full-use and trial-use, are developed within IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association (“IEEE-SA”) Standards Board. IEEE (“the Institute”) develops its standards through a consensus development process, approved by the American National Standards Institute (“ANSI”), which brings together volunteers representing varied viewpoints and interests to achieve the final product. IEEE Standards are documents developed through scientific, academic, and industry-based technical working groups. Volunteers in IEEE working groups are not necessarily members of the Institute and participate without compensation from IEEE. While IEEE administers the process and establishes rules to promote fairness in the consensus development process, IEEE does not independently evaluate, test, or verify the accuracy of any of the information or the soundness of any judgments contained in its standards.

IEEE Standards do not guarantee or ensure safety, security, health, or environmental protection, or ensure against interference with or from other devices or networks. Implementers and users of IEEE Standards documents are responsible for determining and complying with all appropriate safety, security, environmental, health, and interference protection practices and all applicable laws and regulations.

IEEE does not warrant or represent the accuracy or content of the material contained in its standards, and expressly disclaims all warranties (express, implied and statutory) not included in this or any other document relating to the standard, including, but not limited to, the warranties of: merchantability; fitness for a particular purpose; non-infringement; and quality, accuracy, effectiveness, currency, or completeness of material. In addition, IEEE disclaims any and all conditions relating to: results; and workmanlike effort. IEEE standards documents are supplied “AS IS” and “WITH ALL FAULTS.”

Use of an IEEE standard is wholly voluntary. The existence of an IEEE standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard.

In publishing and making its standards available, IEEE is not suggesting or rendering professional or other services for, or on behalf of, any person or entity nor is IEEE undertaking to perform any duty owed by any other person or entity to another. Any person utilizing any IEEE Standards document, should rely upon his or her own independent judgment in the exercise of reasonable care in any given circumstances or, as appropriate, seek the advice of a competent professional in determining the appropriateness of a given IEEE standard.

IN NO EVENT SHALL IEEE BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO: PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE PUBLICATION, USE OF, OR RELIANCE UPON ANY STANDARD, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE AND REGARDLESS OF WHETHER SUCH DAMAGE WAS FORESEEABLE.

Translations

The IEEE consensus development process involves the review of documents in English only. In the event that an IEEE standard is translated, only the English version published by IEEE should be considered the approved IEEE standard.

Official statements

A statement, written or oral, that is not processed in accordance with the IEEE-SA Standards Board Operations Manual shall not be considered or inferred to be the official position of IEEE or any of its committees and shall not be considered to be, or be relied upon as, a formal position of IEEE. At lectures, symposia, seminars, or educational courses, an individual presenting information on IEEE standards shall make it clear that his or her views should be considered the personal views of that individual rather than the formal position of IEEE.

Comments on standards

Comments for revision of IEEE Standards documents are welcome from any interested party, regardless of membership affiliation with IEEE. However, IEEE does not provide consulting information or advice pertaining to IEEE Standards documents. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Since IEEE standards represent a consensus of concerned interests, it is important that any responses to comments and questions also receive the concurrence of a balance of interests. For this reason, IEEE and the members of its societies and Standards Coordinating Committees are not able to provide an instant response to comments or questions except in those cases where the matter has previously been addressed. For the same reason, IEEE does not respond to interpretation requests. Any person who would like to participate in revisions to an IEEE standard is welcome to join the relevant IEEE working group.

Comments on standards should be submitted to the following address:

Secretary, IEEE-SA Standards Board
445 Hoes Lane
Piscataway, NJ 08854 USA

Laws and regulations

Users of IEEE Standards documents should consult all applicable laws and regulations. Compliance with the provisions of any IEEE Standards document does not imply compliance to any applicable regulatory requirements. Implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in compliance with applicable laws, and these documents may not be construed as doing so.

Copyrights

IEEE draft and approved standards are copyrighted by IEEE under US and international copyright laws. They are made available by IEEE and are adopted for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of engineering practices and methods. By making these documents available for use and adoption by public authorities and private users, IEEE does not waive any rights in copyright to the documents.

Photocopies

Subject to payment of the appropriate fee, IEEE will grant users a limited, non-exclusive license to photocopy portions of any individual standard for company or organizational internal use or individual, non-commercial use only. To arrange for payment of licensing fees, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA 01923 USA; +1 978 750 8400. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

Updating of IEEE Standards documents

Users of IEEE Standards documents should be aware that these documents may be superseded at any time by the issuance of new editions or may be amended from time to time through the issuance of amendments, corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the document together with any amendments, corrigenda, or errata then in effect.

Every IEEE standard is subjected to review at least every 10 years. When a document is more than 10 years old and has not undergone a revision process, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE standard.

In order to determine whether a given document is the current edition and whether it has been amended through the issuance of amendments, corrigenda, or errata, visit the IEEE Xplore at <http://ieeexplore.ieee.org/> or contact IEEE at the address listed previously. For more information about the IEEE-SA or IEEE's standards development process, visit the IEEE-SA Website at <http://standards.ieee.org>.

Errata

Errata, if any, for all IEEE standards can be accessed on the IEEE-SA Website at the following URL: <http://standards.ieee.org/findstds/errata/index.html>. Users are encouraged to check this URL for errata periodically.

Patents

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken by the IEEE with respect to the existence or validity of any patent rights in connection therewith. If a patent holder or patent applicant has filed a statement of assurance via an Accepted Letter of Assurance, then the statement is listed on the IEEE-SA Website at <http://standards.ieee.org/about/sasb/patcom/patents.html>. Letters of Assurance may indicate whether the Submitter is willing or unwilling to grant licenses under patent rights without compensation or under reasonable rates, with reasonable terms and conditions that are demonstrably free of any unfair discrimination to applicants desiring to obtain such licenses.

Essential Patent Claims may exist for which a Letter of Assurance has not been received. The IEEE is not responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patents Claims, or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility. Further information may be obtained from the IEEE Standards Association.

Participants

At the time this IEEE standard was completed, the FACR Working Group had the following membership:

Rajesh Raina, *Chair*
Rubin Parekhji, *Vice Chair*

Saman Adham	Andreas Glowatz	Ashu Razdan
Srinivasulu Alampally	Arun Gunda	Jeff Rearick
Greg Aldrich	Ismed Hartanto	Michael Reese
Brady Benware	Kazumi Hatayama	Colin Renfrew
Sudipta Bhawmik	Cy Hay	Jyotirmoy Saikia
Richard Billings	Brion Keller	Vaskar Sarkar
Jeff Bosworth	Ajay Koche	Mike Tripp
Kenneth Butler	Prabhu Krishnamurthy	Hans Tsai
Vivek Chickermane	Mary Kusko	Devanathan Varadarajan
Aloke Das	Fadi Maamari	Duncan (Hank) Walker
Grazia Delia	Rajat Mehrotra	Ronald Walther
Charu Dixit	Subhasish Mitra	LeRoy Winnemberg
Stefan Eichenberger	Phil Nigh	Shianling Wu
Vijay Gangaram	Bill Price	Mahmut Yilmaz
Larry Gil		Greg Young

The following members of the individual balloting committee voted on this standard. Balloters may have voted for approval, disapproval, or abstention.

Saman Adham	Peter Harrod	Charles Ngethe
Bakul Banerjee	Werner Hoelzl	Rubin Parekhji
Kenneth Butler	Rohit Kapur	Ulrich Pohl
Juan Carreon	Yuri Khersonsky	Rajesh Raina
Vivek Chickermane	Adam Ley	Michael Reese
Keith Chow	Teresa Lopes	Mike Ricchetti
Adam Cron	Gregory Maston	Walter Struppler
Heiko Ehrenberg	Jeffrey Moore	Kun-Han Tsai
William Eklow	Michael Newman	Devanathan Varadarajan
Randall Groves		Oren Yuen

When the IEEE-SA Standards Board approved this standard on 6 December 2017, it had the following membership:

Jean-Philippe Faure, *Chair*
Gary Hoffman, *Vice Chair*
John D. Kulick, *Past Chair*
Konstantinos Karachalios, *Secretary*

Chuck Adams	Thomas Koshy	Robby Robson
Masayuki Ariyoshi	Joseph L. Koepfinger*	Dorothy Stanley
Ted Burse	Kevin Lu	Adrian Stephens
Stephen Dukes	Daleep Mohla	Mehmet Ulema
Doug Edwards	Damir Novosel	Phil Wennblom
J. Travis Griffith	Ronald C. Petersen	Howard Wolfman
Michael Janezic	Annette D. Reilly	Yu Yuan

*Member Emeritus

Introduction

This introduction is not part of IEEE Std 1804-2017, IEEE Standard for Fault Accounting and Coverage Reporting (FACR) for Digital Modules.

Like any manufacturing process, digital circuits are susceptible to various defects. Shorted or open wire connections are common defect examples. Leaker gate to drain channel in a transistor is one example of a complex defect. Fault models are defined to abstract and represent various defect mechanisms. The fault models allow automatic test pattern generation (ATPG) during the digital circuit design phase using a process called Fault Simulation. Fault Grading is the process of gauging the effectiveness of ATPG in detecting the modeled faults. The most common and prevalent fault model is the single stuck-at fault model—primarily due to its simplicity and effectiveness in representing a large class of physical defects.

The standard formalizes aspects of fault models as they are relevant to the generation of test patterns for digital circuits. Its scope includes a) fault counting, b) fault classification, and c) fault coverage reporting across different ATPG tools for the single stuck-at fault model. With this standard, it shall be incumbent on all ATPG tools (that comply with this standard) to report fault coverage in a uniform way. This can facilitate the generation of a uniform coverage (and hence a test quality) metric for large chips with different cores and modules, for which test patterns have been independently generated.

The framework established by the standard should also allow developing fault accounting standards for other fault models in the future. This may include delay defects and reliability failures while including different ways of representing digital circuits, such as VHDL, and with different levels of abstraction.

Contents

1. Overview	9
1.1 Scope	9
1.2 Purpose	9
1.3 Organization of this document	10
2. Definitions, acronyms, and abbreviations	10
2.1 Definitions	10
2.2 Acronyms and abbreviations	12
3. Fault classification and test coverage reporting	12
3.1 Taxonomy	12
3.2 Classification mnemonics	14
3.3 Metrics	14
3.4 Illustrations of standard fault classification	15
4. Fault modeling	17
4.1 Standard Verilog primitives	18
4.2 User-defined primitives (UDPs)	18
4.3 Memory models	19
4.4 Flip-flops and latches	22
4.5 Abstract models (including black-box models)	24
4.6 Fault accounting for IP blocks containing analog components	24
5. Fault accounting methods and rules	25
5.1 Fault accounting rules	25
5.2 Application of fault accounting standard—common cases	25
6. Summary	26
Annex A (informative) Bibliography	27

IEEE Standard for Fault Accounting and Coverage Reporting (FACR) for Digital Modules

1. Overview

1.1 Scope

This standard formalizes aspects of the stuck-at fault model as they are relevant to the generation of test patterns for digital circuits. Its scope includes a) fault counting, b) fault classification, and c) fault coverage reporting across different automatic test pattern generation (ATPG) tools, for the single stuck-at fault model. Fault grading and simulation is limited to the Verilog gate level representation of a digital circuit. With this standard, it shall be incumbent on all ATPG tools (that comply with this standard) to report fault coverage in a uniform way. This can facilitate the generation of a uniform coverage (and hence a test quality) metric for large chips with different cores and modules, for which test patterns have been independently generated using an ATPG tool, or have been supplied externally and have been simulated using an ATPG tool to ascertain the fault coverage.

1.2 Purpose

Digital circuits have various structural representations either in high-level hardware description languages (HDLs), which can then be synthesized, or in netlist forms. Commercial tools today for ATPG, using algorithmic techniques, operate on a structural netlist of the design under test (DUT). The test quality signoff process mandatorily includes a minimal coverage requirement, to be obtained using these ATPG tool generated patterns on the DUT. This motivates the need for standard processes for:

- a) counting faults across different fault models
- b) classifying these faults
- c) reporting the coverage across different ATPG tools that are used to generate test patterns for these digital circuits

Such standard processes should enable test qualification based on ATPG tool generated patterns and based upon fault coverage metrics in a uniform way and independent of the ATPG tool used. A uniform fault coverage and pattern count based metric can now be generated for large chips with complex functionality. Such metrics are commonly used in today's system-on-chips (SOCs) with a heterogeneous mix of modules therein, often consisting of intellectual property (IP) cores (which are often sourced from design teams different from those designing the chips themselves), and test patterns which are generated using different ATPG tools. This points to the need for such a standard.