

BSI Standards Publication

Circuit boards and circuit board assemblies — Design and use

Part 6-1: Land pattern design — Generic requirements for land pattern on circuit boards



National foreword

This British Standard is the UK implementation of EN IEC 61188-6-1:2021. It is identical to IEC 61188-6-1:2021. It supersedes BS EN 61188-5-1:2002, which is withdrawn.

The UK participation in its preparation was entrusted to Technical Committee EPL/501, Electronic Assembly Technology.

A list of organizations represented on this committee can be obtained on request to its committee manager.

Contractual and legal considerations

This publication has been prepared in good faith, however no representation, warranty, assurance or undertaking (express or implied) is or will be made, and no responsibility or liability is or will be accepted by BSI in relation to the adequacy, accuracy, completeness or reasonableness of this publication. All and any such responsibility and liability is expressly disclaimed to the full extent permitted by the law.

This publication is provided as is, and is to be used at the recipient's own risk.

The recipient is advised to consider seeking professional guidance with respect to its use of this publication.

This publication is not intended to constitute a contract. Users are responsible for its correct application.

© The British Standards Institution 2021 Published by BSI Standards Limited 2021

ISBN 978 0 580 99718 1

ICS 31.180; 31.190

Compliance with a British Standard cannot confer immunity from legal obligations.

This British Standard was published under the authority of the Standards Policy and Strategy Committee on 30 April 2021.

Amendments/corrigenda issued since publication

Date Text affected

EUROPEAN STANDARD NORME EUROPÉENNE EUROPÄISCHE NORM

EN IEC 61188-6-1

April 2021

ICS 31.180; 31.190

Supersedes EN 61188-5-1:2002 and all of its amendments and corrigenda (if any)

English Version

Circuit boards and circuit board assemblies - Design and use - Part 6-1: Land pattern design - Generic requirements for land pattern on circuit boards

(IEC 61188-6-1:2021)

Cartes imprimées et cartes imprimées équipées Conception et utilisation - Partie 6-1: Conception de la zone
de report - Exigences génériques pour la zone de report sur
les cartes imprimées
(IEC 61188-6-1:2021)

Leiterplatten und Flachbaugruppen - Konstruktion und Anwendung - Teil 6-1: Anschlussflächengestaltung -Allgemeine Anforderungen an die Anschlussflächenstruktur auf Leiterplatten (IEC 61188-6-1:2021)

This European Standard was approved by CENELEC on 2021-03-30. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.



European Committee for Electrotechnical Standardization Comité Européen de Normalisation Electrotechnique Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

European foreword

The text of document 91/1636/CDV, future edition 1 of IEC 61188-6-1, prepared by IEC/TC 91 "Electronics assembly technology" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN IEC 61188-6-1:2021.

The following dates are fixed:

- latest date by which the document has to be implemented at national (dop) 2021-12-30 level by publication of an identical national standard or by endorsement
- latest date by which the national standards conflicting with the document have to be withdrawn (dow) 2024-03-30

This document supersedes EN 61188-5-1:2002 and all of its amendments and corrigenda (if any).

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.

Endorsement notice

The text of the International Standard IEC 61188-6-1:2021 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following notes have to be added for the standards indicated:

IEC 61188-5-1:2002	NOTE	Harmonized as EN 61188-5-1:2002 (not modified)
IEC 61188-5-2:2003	NOTE	Harmonized as EN 61188-5-2:2003 (not modified)
IEC 61188-5-3:2007	NOTE	Harmonized as EN 61188-5-3:2007 (not modified)
IEC 61188-5-4:2007	NOTE	Harmonized as EN 61188-5-4:2007 (not modified)
IEC 61188-5-5:2007	NOTE	Harmonized as EN 61188-5-5:2007 (not modified)
IEC 61188-5-6:2003	NOTE	Harmonized as EN 61188-5-6:2003 (not modified)
IEC 61188-5-8:2007	NOTE	Harmonized as EN 61188-5-8:2008 (not modified)
IEC 61188-6-2	NOTE	Harmonized as EN IEC 61188-6-2
IEC 61760-1	NOTE	Harmonized as EN IEC 61760-1

- 2 - IEC 61188-6-1:2021 © IEC 2021

CONTENTS

Ε(DREWORL)	4		
IN	TRODUC [*]	TION	6		
1	Scope.		7		
2	Normative references				
3	Terms and definitions				
4	Design	requirements	10		
	•	eneral			
		oduct classification			
		eneral surface mount land and land pattern requirements			
		omponent packages and soldering process			
		oldering surface requirements			
	4.5.1	Main soldering techniques	11		
	4.5.2	Reflow soldering	11		
	4.5.3	Reflow soldering of leaded components	12		
	4.5.4	Wave soldering of surface mounted components	12		
	4.5.5	Wave soldering of through-hole mounted components			
	4.6 S	oldering surface definition techniques			
	4.6.1	General			
	4.6.2	Metal defined lands			
	4.6.3	Solder mask defined lands	15		
	4.6.4	Comparison of solder mask defined and non solder mask defined solderable surfaces	16		
5	Compo	nent classification			
J	•	eneral			
		eneraleaded components			
		urface mount components			
6		portional dimensioning system			
7		al classification			
'		eaded terminals			
		urface mount terminals			
	7.2.1	Terminal classes			
	7.2.1	Flat bottom terminals	_		
	7.2.2	General land requirements for flat bottom terminals			
	7.2.4	Flat bottom and vertical side terminals			
	7.2.5	General land requirements for flat bottom and vertical side terminals			
8		ements for lands of solder joints			
•		and/Pad dimensioning considerations of leaded terminals			
		and dimensioning considerations of surface mount terminals			
Αı		formative) Dimensioning concept of former IEC 61188-5-1			
	•	imensioning systems			
	A.1.1	General			
	A.1.2	Component tolerancing			
	A.1.3	Solving for dimension Z			
	A.1.4	Land tolerancing			
	A.1.5	Fabrication allowances			
	A.1.6	Assembly tolerancing			

IEC 61188-6-1:2021 © IEC 2021 - 3 -

A.1.7 Dimension and tolerance analysis	27	
Annex B (informative) History of land dimensioning standards	29	
B.1 IPC-782	29	
B.2 IEC 61188-5 series	29	
B.3 IPC-7351	29	
Bibliography	30	
Figure 1 – Component placed on solder paste	12	
Figure 2 – Component glued for wave soldering	13	
Figure 3 – Wave soldered component with solder thieves	14	
Figure 4 – Solder joint of a leaded component	15	
Figure 5 – Leaded component – Capacitor	17	
Figure 6 – Surface mount component – Chip capacitor	17	
Figure 7 – Flat bottom terminals with wettable flanks	18	
Figure A.1 – Profile tolerancing method	21	
Figure A.2 – Example of 3216M capacitor dimensioning for optimum solder fillet condition	22	
Figure A.3 – Profile dimensioning of gull-wing leaded SOIC	23	
Figure A.4 – Pitch for multiple leaded component	28	
Table 1 – Flat bottom terminals	19	
Table 2 – Flat bottom/vertical side terminals		
Table A.1 – Conductor width tolerances		
Table A 2 – Feature location accuracy	26	

IEC 61188-6-1:2021 © IEC 2021

INTERNATIONAL ELECTROTECHNICAL COMMISSION

CIRCUIT BOARDS AND CIRCUIT BOARD ASSEMBLIES DESIGN AND USE -

Part 6-1: Land pattern design – Generic requirements for land pattern on circuit boards

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 61188-6-1 has been prepared by IEC technical committee 91: Electronics assembly technology. It is an International Standard.

This first edition cancels and replaces the first edition of IEC 61188-5-1 published in 2002, and constitutes a technical revision.

This edition includes the following significant technical changes with respect to the previous edition:

a) The content is completely updated to reflect current industry requirements. See Introduction.

IEC 61188-6-1:2021 © IEC 2021

- 5 -

The text of this International Standard is based on the following documents:

Draft	Report on voting
91/1636/CDV	91/1671/RVC

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/standardsdev/publications.

A list of all parts in the IEC 61188 series, published under the general title *Circuit boards and circuit board assemblies – Design and use*, can be found on the IEC website.

Future documents in this series will carry the new general title as cited above. Titles of existing documents in this series will be updated at the time of the next edition.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to the specific document. At this date, the document will be

- reconfirmed.
- · withdrawn,
- · replaced by a revised edition, or
- amended.

IMPORTANT – The "colour inside" logo on the cover page of this document indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

IEC 61188-6-1:2021 © IEC 2021

INTRODUCTION

Explanation why the following standards will be replaced by the new IEC 6188-6 series:

IEC 61188-5-1:2002, Printed boards and printed board assemblies – Design and use – Part 5-1: Attachment (land/joint) considerations – Generic requirements

IEC 61188-5-2:2003, Printed boards and printed board assemblies – Design and use – Part 5-2: Attachment (land/joint) considerations – Discrete components

IEC 61188-5-3:2007, Printed boards and printed board assemblies – Design and use – Part 5-3: Attachment (land/joint) considerations – Components with gull-wing leads on two sides

IEC 61188-5-4:2007, Printed boards and printed board assemblies – Design and use – Part 5-4: Attachment (land/joint) considerations – Components with J leads on two sides

IEC 61188-5-5:2007, Printed boards and printed board assemblies – Design and use – Part 5-5: Attachment (land/joint) considerations – Components with gull-wing leads on four sides

IEC 61188-5-6:2003, Printed boards and printed board assemblies – Design and use – Part 5-6: Attachment (land/joint) considerations – Chip carriers with J-leads on four sides

IEC 61188-5-8:2007, Printed board and printed board assemblies – Design and use – Part 5-8: Attachment (land/joint) considerations – Area array components (BGA, FBGA, CGA, LGA)

Content is mostly equivalent to IPC-782A with Amendments 1 and 2, which was replaced in 2002 by IPC-7351. The component spectrum and pitch levels have dramatically increased since publication of the IEC 61188-5 (all parts) and the dimensioning concept does no longer fulfil the mounting and soldering requirements.

CIRCUIT BOARDS AND CIRCUIT BOARD ASSEMBLIES DESIGN AND USE -

-7 -

Part 6-1: Land pattern design – Generic requirements for land pattern on circuit boards

1 Scope

This part of IEC 61188 specifies the requirements for soldering surfaces on circuit boards. This includes lands and land pattern for surface mounted components and also solderable hole configurations for through-hole mounted components. These requirements are based on the solder joint requirements of the IEC 61191-1, IEC 61191-2, IEC 61191-3 and IEC 61191-4.

2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60194, Printed board design, manufacture and assembly – Terms and definitions

IEC 61191-1, Printed board assemblies – Part 1: Generic specification – Requirements for soldered electrical and electronic assemblies using surface mount and related assembly technologies

IEC 61191-2:2017, Printed board assemblies – Part 2: Sectional specification – Requirements for surface mount soldered assemblies

IEC 61191-3, Printed board assemblies – Part 3: Sectional specification – Requirements for through-hole mount soldered assemblies

IEC 61191-4, Printed board assemblies – Part 4: Sectional specification – Requirements for terminal soldered assemblies

IEC 61760-3, Surface mounting technology – Part 3: Standard method for the specification of components for through hole reflow (THR) soldering

3 Terms and definitions

For the purposes of this document, the terms and definitions given in IEC 60194, and the following apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at http://www.electropedia.org/
- ISO Online browsing platform: available at http://www.iso.org/obp