960863 Preview

IEC 61523-2 Ed. 1.0 en:2002 [ Withdrawn ]

Delay and power calculation standards - Part 2: Pre-layout delay calculation specification for CMOS ASIC libraries

standard by International Electrotechnical Commission , 05/17/2002

View all product details

Most Recent

Track It

Language:
    • Available Formats
    • Options
    • Availability
    • Priced From ( in USD )
    • Printed Edition
    • Ships in 1-2 business days
    • $187.00
    • Add to Cart

Customers Who Bought This Also Bought

 

About This Item

 

Full Description

Applies to CMOS ASIC libraries which contain cell based primitives and memories to be used during the pre-layout design phase of logic simulation, timing verification and logic synthesis.The delay calculation method addressed in this standard consists of 1) estimation of wire capacitance 2 ) Delay calculation method based on tablelook-up. With use of DCL and SDF, this delay calculation method helps the user have a unified timing model for various EDA tools in the pre-layout design phase.
 

Product Details

Edition:
1.0
Published:
05/17/2002
Number of Pages:
38
File Size:
1 file , 730 KB
Note:
This product is unavailable in Ukraine, Russia, Belarus, Canada