1775434

JEDEC JESD82

DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS

standard by JEDEC Solid State Technology Association , 07/01/2000

View all product details

Most Recent

Track It

Language:
    • Available Formats
    • Options
    • Availability
    • Priced From ( in USD )
    • Printed Edition
    • Ships in 1-2 business days
    • $59.00
    • Add to Cart
    • Printed Edition + PDF
    • Immediate download
    • $80.00
    • Add to Cart

Customers Who Bought This Also Bought

 

About This Item

 

Full Description

This specification is a reference for Registered DDR DIMM designers. JESD82 defines the physical, electrical, interface and timing requirements of a 1:10 PLL clock driver for DDR Registered DIMMs from DDR200 to DDR266 as refined in revision C of JEDEC Standard 21-C (JESD21-C). JESD82 was also written to meet the future performance requirements of Registered DIMMs for DDR300 and DDR333.
 

Product Details

Published:
07/01/2000
Number of Pages:
18
File Size:
1 file , 210 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus